

CY7C1011DV33

Features

- Pin-and function-compatible with CY7C1011CV33
- High speed
- t_{AA} = 10 ns
- Low active power
- I_{CC} = 90 mA @ 10 ns (Industrial)
- Low CMOS standby power
- $-I_{SB2} = 10 \text{ mA}$
- Data Retention at 2.0 V
- Automatic power-down when deselected
- Independent control of upper and lower bits
- Easy memory expansion with \overline{CE} and \overline{OE} features
- Available in Lead-Free 44-pin TSOP II, and 48-ball VFBGA

2-Mbit (128K x 16)Static RAM

Functional Description


The CY7C1011DV33 is a high-performance CMOS Static RAM organized as 128K words by 16 bits.

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified <u>on the</u> address pins (A₀ through A₁₆). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₆).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O_0 to I/O_7 . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O_8 to I/O_{15} . See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O_0 through I/O_{15}) are placed in <u>a</u> high-impedance state when the device is de<u>selected (CE</u> HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1011DV33 is available in standard Lead-Free 44-pin TSOP II with center power and ground pinout, as well as 48-ball fine-pitch ball grid array (VFBGA) packages



Note


1. For guidelines on SRAM system design, please refer to the "System Design Guidelines" Cypress application note, available on the internet at www.cypress.com



Selection Guide

	–10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	90	mA
Maximum CMOS Standby Current	10	mA

Pin Configurations





Maximum Ratings (Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature–65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V_{CC} to Relative $GND^{[3]}$ –0.3V to +4.6V
DC Voltage Applied to Outputs
DC Voltage Applied to Outputs in High-Z State $^{[3]}$ 0.3V to V_{CC} +0.3V
DC Input Voltage ^[3] 0.3V to V _{CC} +0.3V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	v _{cc}	
Industrial	–40°C to +85°C	$3.3V\pm0.3V$	

DC Electrical Characteristics Over the Operating Range

Deverseter	Description	Test Conditions		-	11	
Parameter	Description	Test Conditions	•	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -4.0 mA		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[2]			-0.3	0.8	V
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$	-1	+1	μA	
I _{OZ}	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$, Output	Disabled	-1	+1	μA
I _{CC}	V _{CC} Operating	V _{CC} = Max.,	100 MHz		90	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	83 MHz		80	
			66 MHz		70	
			40 MHz		60	
I _{SB1}	Automatic CE Power-down Current —TTL Inputs	$\begin{array}{l} \text{Max. } V_{CC}, \ \overline{CE} \geq V_{IH} \\ V_{IN} \geq V_{IH} \ \text{or} \\ V_{IN} \leq V_{IL}, \ \text{f} = \text{f}_{MAX} \end{array}$			20	mA
I _{SB2}	Automatic CE Power-down Current —CMOS Inputs	$\begin{array}{l} \underline{Max}. \ V_{CC}, \\ \overline{CE} \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V, \\ \text{or } V_{IN} \leq 0.3V, \ f = 0 \end{array}$			10	mA

Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 3.3V$	8	pF
C _{OUT}	I/O Capacitance		8	pF


- 3. V_{IL} (min.) = -2.0V and V_{IH}(max) = V_{CC} +2V for pulse durations of less than 20 ns. 3. Tested initially and after any design or process changes that may affect these parameters.



Thermal Resistance^[3]

Parameter	Description	Test Conditions	TSOP II	VFBGA	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	50.66	27.89	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)		17.17	14.74	°C/W

AC Test Loads and Waveforms^[4]



AC Switching Characteristics Over the Operating Range^[5]

Deverseter	Description	-	-10	Lin:t	
Parameter	Description	Min.	Max.	– Unit	
Read Cycle			•	•	
t _{power} [6]	V _{CC} (typical) to the first access	100		μS	
t _{RC}	Read Cycle Time	10		ns	
t _{AA}	Address to Data Valid		10	ns	
t _{OHA}	Data Hold from Address Change	3		ns	
t _{ACE}	CE LOW to Data Valid		10	ns	
t _{DOE}	OE LOW to Data Valid		5	ns	
t _{LZOE}	OE LOW to Low-Z	0		ns	
t _{HZOE}	OE HIGH to High-Z ^[7, 8]		5	ns	
t _{LZCE}	CE LOW to Low-Z ^[8]	3		ns	
t _{HZCE}	CE HIGH to High-Z ^[7, 8]		5	ns	
t _{PU}	CE LOW to Power-up	0		ns	
t _{PD}	CE HIGH to Power-down		10	ns	

Notes

4. AC characteristics (except High-Z) are tested using the load conditions shown in (a). High-Z characteristics are tested for all speeds using the test load shown in (c).

5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.

t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access is performed.
 t_{HZOE}, t_{HZCE}, t_{HZEE} and t_{HZWE} are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.

8. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, t_{HZBE} is less than t_{LZBE}, and t_{HZWE} is less than t_{LZWE} for any given device.



Deremeter	Description	-	-10	Unit
Parameter	Description	Min.	Max.	Unit
t _{DBE}	Byte Enable to Data Valid		5	ns
t _{LZBE}	Byte Enable to Low-Z	0		ns
t _{HZBE} Byte Disable to High-Z			6	ns
Write Cycle ^[9, 10]				
t _{WC}	Write Cycle Time	10		ns
t _{SCE}	CE LOW to Write End	7		ns
t _{AW}	Address Set-up to Write End	7		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-up to Write Start	0		ns
t _{PWE}	WE Pulse Width	7		ns
t _{SD}	Data Set-up to Write End	5		ns
t _{HD}	Data Hold from Write End	0		ns
t _{LZWE}	WE HIGH to Low-Z ^[8]	3		ns
t _{HZWE}	WE LOW to High-Z ^[7, 8]		5	ns
t _{BW}	Byte Enable to End of Write	7		ns

AC Switching Characteristics Over the Operating Range^[5] (continued)

Data Retention Characteristics Over the Operating Range

Parameter	Description	Conditions ^[12]	Min.	Max.	Unit
V _{DR}	V _{CC} for Data Retention		2.0		V
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DP} = 2.0V.$		10	mA
t _{CDR} ^[3]	Chip Deselect to Data Retention Time		0		ns
t _R ^[13]	Operation Recovery Time	V _{IN} ≤ 0.3V	t _{RC}		ns

Data Retention Waveform



Notes


- The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
- 10. The minimum write cycle time for <u>Write Cycle No. 4</u> ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD}. 11. Device is continuously selected. $\overline{\text{OE}}$, $\overline{\text{CE}}$, $\overline{\text{BHE}}$ and/or $\overline{\text{BHE}} = V_{IL}$.

- 12. No input may exceed $V_{CC} + 0.3V$. 13. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \ge 50 \ \mu s$ or stable at $V_{CC(min.)} \ge 50 \ \mu s$




Switching Waveforms

Read Cycle No. 1^[11, 14]



Read Cycle No. 2(OE Controlled)^[14, 15]



 Notes


 14. WE is HIGH for read cycle.

 15. Address valid prior to or coincident with CE transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1(CE Controlled)^[16, 17]



Write Cycle No. 2 (BLE or BHE Controlled)




Notes

16. Data I/O is high-impedance if \overline{OE} or \overline{BHE} and/or $\overline{BLE} = V_{IH}$. 17. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high-impedance state.




Switching Waveforms (continued)

Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} HIGH During Write)^[16, 17]



Write Cycle No. 4 (WE Controlled, OE LOW)



Note

18. During this period the I/Os are in the output state and input signals should not be applied.



Truth Table


CE	OE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
Н	Х	Х	Х	Х	High-Z	High-Z	Power-down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I _{CC})
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I _{CC})
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I _{CC})
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I _{CC})
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I _{CC})
L	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code Packaç Diagra		Package Type	Operating Range
10	CY7C1011DV33-10ZSXI	51-85087	44-pin TSOP II (Pb-Free)	Industrial
	CY7C1011DV33-10BVI	51-85150	48-ball VFBGA	
	CY7C1011DV33-10BVXI		48-ball VFBGA (Pb-Free)	


Please contact your local Cypress sales representative for availability of these parts

Package Diagrams Figure 1. 44-Pin TSOP II (51-85087)





Package Diagrams (continued) Figure 2. 48-Ball VFBGA (6 x 8 x 1 mm) (51-85150)



All products and company names mentioned in this document may be the trademarks of their respective holders.

Document #: 38-05609 Rev. *C

Page 10 of 11

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



Document History

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	250650	See ECN	RKF	New Data Sheet
*A	399070	See ECN	NXR	Changed from Advance to Preliminary Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed TQFP Package from product offering Removed –15 speed bin Corrected DC voltage limits in maximum ratings section from –0.5 to –0.3 and V_{CC} +0.5V to V_{CC} +0.3V Redefined I_{CC} values for Com'l and Ind'I temperature ranges I_{CC} (Com'l): Changed from 100, 80 and 70 mA to 90, 80 and 75 mA for 8, 10 and 12ns speed bins respectively I_{CC} (Ind'I): Changed from 80 and 70 mA to 90 and 85 mA for 10 and 12ns speed bins respectively Modified Note# 4 on AC Test Loads Added Static Discharge Voltage and latch-up current spec Added $V_{IH(max)}$ spec in Note# 2 Changed reference voltage level for measurement of Hi-Z parameters from ±500 mV to ±200 mV Added Data Retention Characteristics Table and footnote on t _R Added Write Cycle (WE Controlled, OE HIGH During Write) Timing Diagran Changed package name for 44-pin TSOP II from Z to ZS Added 8 ns parts in the Ordering Information table Shaded Ordering Information Table
*В	459073	See ECN	NXR	Converted Preliminary to Final. Removed –8 and –12 Speed bins Removed Commercial Operating Range from product offering. Changed the description of I _{IX} from "Input Load Current" to "Input Leakage Current" Updated the Thermal Resistance table. Changed t _{HZBE} from 5 ns to 6 ns. Updated footnote #7 on High-Z parameter measurement Added footnote #12. Updated the Ordering Information and replaced Package Name column with Package Diagram in the Ordering Information table.
*C	480177	See ECN	VKN	Added -10BVI product ordering code in the Ordering Information table.