# ASSP for Power Management Applications (Rechargeable Battery) DC/DC converter IC for Charging Li-ion battery <br> <br> MB39A134 

 <br> <br> MB39A134}

## DESCRIPTION

The MB39A134 is a DC/DC converter IC for charging Li-ion battery, which is suitable for down conversion, and uses pulse width modulation (PWM) for controlling the charge voltage and current independently.
MB39A134 has a AC adapter detection comparator independent of the DC/DC converter controller, and can control the source of power supply to a system. It supports a wide input voltage range, enables low current consumption in standby mode, and can control the charge voltage and charge current with high precision, which is perfect for the built-in Li-ion battery charger used in devices such as notebook PC.

## ■ FEATURES

- Support 2, 3 and 4 Cell Battery Pack
- Built-in two constant current control loops
- Built-in AC adapter detection function (ACOK pin)
- Charge voltage accuracy : $\pm 0.7 \%$ ( $\mathrm{Ta}=-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
- Built-in charging voltage control without external setting resistor (4.20 V/Cell or $4.10 \mathrm{~V} / \mathrm{Cell}$ )

Adjustable to charge voltage with external resistor

- Built-in two high accurate current detection amplifiers ( $\pm 1 \%$ ) (At input voltage difference 100 mV )
$( \pm 5 \%) \quad$ (At input voltage difference 20 mV )
Input offset voltage : 0 mV (Current Amp1)
: +3 mV (Current Amp2)
- Built-in Charging Current Control without external resistor ( $\mathrm{Rs}=20 \mathrm{~m} \Omega: 2.85 \mathrm{~A}$ )

Adjustable charging current with external resistor

- Setting of switching frequency using an external resistor
(Frequency setting capacitor integrated) : 100 kHz to 2 MHz
- Built-in under voltage lockout protection
- In standby mode (ICC = $6 \mu \mathrm{~A}$ Typ), only AC adapter detection function is operated
- Built-in VH regulator for reducing Qg loss of P-ch MOS FET
- Package : TSSOP-24


## APPLICATIONS

- Built-in charger for Notebook PC
- Handy terminal device etc.


## MB39A134

PIN ASSIGNMENT
(TOP VIEW)

## - PIN DESCRIPTIONS

| Pin No. | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| 1 | -INC1 | 1 | Current detection amplifier (Current Amp1) inverted input pin. |
| 2 | OUTC1 | O | Current detection amplifier (Current Amp1) output pin. |
| 3 | ADJ1 | 1 | Error amplifier (Error Amp1) non-inverted input pin. |
| 4 | COMP1 | O | Error amplifier (Error Amp1) output pin. |
| 5 | ACOK | O | AC adapter voltage detection block (AC Comp.) output pin. $\mathrm{ACIN}=\mathrm{H}: \mathrm{ACOK}=\mathrm{Lo}-\mathrm{Z}, \mathrm{ACIN}=\mathrm{L}: \mathrm{ACOK}=\mathrm{Hi}-\mathrm{Z}$ |
| 6 | VREF | 0 | Reference voltage output pin. |
| 7 | ACIN | 1 | AC adapter voltage detection block (AC Comp.) input pin. |
| 8 | COMP2 | O | Error amplifier (Error Amp2) output pin. |
| 9 | ADJ2 | 1 | Charge current control block setting input pin. <br> ADJ2 pin "GND to 4.4 V " : Charge current control block output = ADJ2 pin voltage <br> ADJ2 pin "4.6 V to VREF" : Charge current control block output $=1.5 \mathrm{~V}$ |
| 10 | OUTC2 | 0 | Current detection amplifier (Current Amp2) output pin. |
| 11 | CELLS | 1 | Charge voltage setting switch pin (2 or 3 or 4 Cells). <br> CELLS = VREF: 4 Cells, CELLS = GND: 3 Cells, CELLS = OPEN: 2 Cells |
| 12 | BATT | 1 | Current detection amplifier (Current Amp2) inverted input pin. Battery voltage input pin. |
| 13 | +INC2 | 1 | Current detection amplifier (Current Amp2) non-inverted input pin. |
| 14 | CTL | 1 | Power supply control pin. <br> Setting the CTL pin at " H " level places the DC/DC converter IC in the operating mode. <br> Setting the CTL pin at "L" level places the DC/DC converter IC in the standby mode. |
| 15 | COMP3 | 0 | Error amplifier (Error Amp3) output pin. |
| 16 | ADJ3 | 1 | Charge voltage control block setting input pin. <br> ADJ3 pin "GND to 0.2 V ": Charge voltage setting $4.10 \mathrm{~V} /$ Cell <br> ADJ3 pin " 0.4 V to 4.4 V ": Charge voltage setting $2 \times \mathrm{V}_{\text {ADJ3 }}$ pin voltage/Cell <br> ADJ3 pin "4.6 V to VREF" : Charge voltage setting 4.20 V/Cell |
| 17 | RT | - | Triangular wAVe oscillation frequency setting resistor connection pin. |
| 18 | VIN | - | Power supply pin for ACOK function block. |
| 19 | VH | 0 | Power supply pin for FET drive circuit (VH = VCC - 6 V ) |
| 20 | OUT | 0 | External FET gate drive pin. |
| 21 | VCC | - | Power supply pin for reference voltage , control circuit, and output circuit. |
| 22 | CVM | O | Constant voltage control state detection block (CV Comp.) output pin. |
| 23 | GND | - | Ground pin. |
| 24 | +INC1 | 1 | Current detection amplifier (Current Amp1) non-inverted input pin. |

## MB39A134

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| Power supply voltage | Vvcc | VCC, VIN pin | -0.3 | +28 | V |
|  |  | VCC, VIN pin, $\mathrm{t} \leq 10 \mu \mathrm{~s}$ | -0.3 | + 32 | V |
| Output current | lout | OUT pin | -60 | +60 | mA |
|  |  | OUT pin <br> Duty $\leq 5 \%$ ( $\mathrm{t}=1$ /fosc $\times$ Duty) | - 700 | + 700 | mA |
| CLT pin input voltage | V ctı $^{\text {c }}$ | CTL pin | -0.3 | +28 | V |
| Input voltage | Vine | ADJ1, ADJ2, ADJ3, CELLS, ACIN pin | -0.3 | Vvref +0.3 | V |
|  | Vinc | -INC1, +INC1, BATT, +INC2 pin | -0.3 | +28 | V |
| Power dissipation | PD | $\mathrm{Ta} \leq+25^{\circ} \mathrm{C}$ | - | $1282^{* 1, *_{2}}$ | mW |
|  |  | Ta $=+85^{\circ} \mathrm{C}$ | - | $512^{* 1, * 2}$ | mW |
| Storage temperature | Tsta | - | -55 | + 125 | ${ }^{\circ} \mathrm{C}$ |

*1: See the diagram of "■ TYPICAL CHARACTERISTICS. Maximum Power Dissipation vs. Operating Ambient Temperature", for the package power dissipation of Ta from $+25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
*2 : When IC is mounted on a $10 \times 10 \mathrm{~cm}$ two-layer square epoxy board.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Power supply voltage | Vvcc | VCC, VIN pin | 8 | - | 25 | V |
| Reference voltage output current | Ivref | - | -1 | - | 0 | mA |
| VH pin output current | Ive | - | 0 | - | 30 | mA |
| Input voltage | VIne | ADJ1 pin | 0 | - | V VREF - 1.5 | V |
|  |  | ADJ2 pin (internal reference voltage setting) | 4.6 | - | Vvief | V |
|  |  | ADJ2 pin (external voltage setting) | 0 | - | 4.4 | V |
|  |  | ADJ3 pin (internal reference voltage setting) | 0 | - | 0.2 | V |
|  |  |  | 4.6 |  | V VREF | V |
|  |  | ADJ3 pin (external voltage setting) | 0.4 | - | 4.4 | V |
|  |  | CELLS pin | 0 | - | VVREF | V |
|  | Vinc | $\begin{aligned} & + \text { INC1, +INC2, -INC1, BATT } \\ & \text { pin } \end{aligned}$ | 0 | - | Vvcc | V |
| ACIN pin input voltage | $\mathrm{V}_{\text {ACIN }}$ | - | 0 | - | 5 | V |
| ACOK pin output voltage | $\mathrm{V}_{\text {Асок }}$ | - | 0 | - | 25 | V |
| ACOK pin output current | Іасок | - | 0 | - | 1 | mA |
| CTL pin input voltage | V cti $^{\text {c }}$ | - | 0 | - | 25 | V |
| Output current | lout | OUT pin | -45 | - | + 45 | mA |
|  |  | OUT pin Duty $\leq 5 \%$ ( $\mathrm{t}=1 /$ fosc $\times$ Duty ) | -600 | - | + 600 | mA |
| Switching frequency | fosc | - | 100 | 500 | 2000 | kHz |
| Timing resistor | Rrt | RT pin | 8.2 | 33 | 180 | k $\Omega$ |
| VH pin capacitor | Cve | - | - | 0.1 | 1.0 | $\mu \mathrm{F}$ |
| Reference voltage output capacitor | Clref | VREF pin | - | 0.1 | 1.0 | $\mu \mathrm{F}$ |
| Operating ambient temperature | Ta | - | -30 | + 25 | +85 | ${ }^{\circ} \mathrm{C}$ |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

ELECTRICAL CHARACTERISTICS
$\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}, \mathrm{VCC}\right.$ pin $=19 \mathrm{~V}$, VREF $\left.\operatorname{pin}=0 \mathrm{~mA}\right)$

| Parameter |  | Symbol | Pin <br> No. | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| Reference Voltage Block [REF] | Threshold voltage |  | VvReF1 | 6 | - | 4.963 | 5.000 | 5.037 | V |
|  |  | V VREF2 | 6 | Ta $=-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 4.950 | 5.000 | 5.050 | V |
|  | Input stability | VREF Line | 6 | VCC pin $=8 \mathrm{~V}$ to 25 V | - | 3 | 10 | mV |
|  | Load stability | VREF Load | 6 | VREF pin $=0 \mathrm{~mA}$ to -1 mA | - | 1 | 10 | mV |
|  | Short-circuit output current | Ios | 6 | VREF pin $=1 \mathrm{~V}$ | -25 | -12 | -6 | mA |
| Triangular <br> Wave Oscillator <br> Block <br> [OSC] | Switching frequency | fosc | 20 | RT pin $=33 \mathrm{k} \Omega$ | 450 | 500 | 550 | kHz |
|  | Frequency temperature variation | df/fdT | 20 | $\mathrm{Ta}=-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | 1* | - | \% |
| Error Amplifier Block [Error Amp1] | Input offset voltage | V 10 | 2, 3 | COMP1 pin $=2 \mathrm{~V}$ | - | 1 | 5 | mV |
|  | Input bias voltage | ladj1 | 3 | ADJ1 pin $=0 \mathrm{~V}$ | -100 | - | - | nA |
|  | Transconductance | Gm | 15 | - | - | 20* | - | $\mu \mathrm{A} / \mathrm{V}$ |
| Error Amplifier Block <br> [Error Amp2] | Threshold voltage | $\mathrm{V}_{\text {TH1 }}$ | 10 | ADJ2 pin = VREF pin | - | 1.5* | - | V |
|  | Transconductance | Gm | 15 | - | - | 20* | - | $\mu \mathrm{A} / \mathrm{V}$ |
| Error Amplifier Block <br> [Error Amp3] | Threshold voltage accuracy | $\mathrm{V}_{\text {TH1 }}$ | 12 | COMP3 pin $=2 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$ ADJ3 pin = VREF pin <br> (4.20 V/Cell setting) | -0.5 | 0 | + 0.5 | \% |
|  |  | $\mathrm{V}_{\text {TH2 }}$ | 12 | $\begin{aligned} & \text { COMP3 pin }=2 \mathrm{~V}, \\ & \mathrm{Ta}=-10^{\circ} \mathrm{C} \text { to }+85{ }^{\circ} \mathrm{C}, \\ & \text { ADJ3 pin }=\text { VREF pin } \\ & (4.20 \mathrm{~V} / \text { Cell setting }) \end{aligned}$ | -0.7 | 0 | + 0.7 | \% |
|  |  | $\mathrm{V}_{\text {тH3 }}$ | 12 | $\text { COMP3 pin }=2 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$ <br> ADJ3 pin = GND, <br> (4.10 V/Cell setting) | -0.6 | 0 | + 0.6 | \% |
|  |  | $\mathrm{V}_{\text {TH4 }}$ | 12 | $\begin{aligned} & \text { COMP3 pin }=2 \mathrm{~V}, \\ & \mathrm{Ta}=-10^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \text { ADJ3 pin }=\mathrm{GND}, \\ & (4.10 \mathrm{~V} / \text { Cell setting }) \end{aligned}$ | -0.8 | 0 | + 0.8 | \% |

(Continued)

## MB39A134

$\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}, \mathrm{VCC}\right.$ pin $=19 \mathrm{~V}$, VREF $\left.\mathrm{pin}=0 \mathrm{~mA}\right)$

| Parameter |  | Symbol | $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| Error Amplifier Block <br> [Error Amp3] | Input current |  | $\mathrm{l}_{\text {batth }}$ | 12 | ADJ3 pin $=$ CELLS pin $=$ VREF pin BATT pin $=16.8 \mathrm{~V}$ | - | 25.2 | 38 | $\mu \mathrm{A}$ |
|  |  | IbattL | 12 | VCC pin $=0 \mathrm{~V}$, BATT pin $=16.8 \mathrm{~V}$ | - | 0 | 1 | $\mu \mathrm{A}$ |
|  | Transconductance | Gm | 15 | - | - | 30* | - | $\mu \mathrm{A} / \mathrm{V}$ |
| Current Detection Amplifier Block [Current Amp1, Current Amp2] | Input current | $\mathrm{I}_{\text {+ }}^{\text {NCH }}$ | 13, 24 | + INC1 pin $=+$ INC2 pin $=3 \mathrm{~V}$ to VCC pin, $\Delta V$ in $=-100 \mathrm{mV}$ | - | 20 | 30 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{I}-\mathrm{NCH}$ | 1 | $\begin{aligned} & + \text { INC1 pin }=3 \mathrm{~V} \text { to } \mathrm{VCC} \text { pin, } \\ & \mathrm{VVin}=-100 \mathrm{mV} \end{aligned}$ | - | 0.1 | 0.2 | $\mu \mathrm{A}$ |
|  |  | Itincl | 13, 24 | $\begin{aligned} & + \text { INC1 pin }=+ \text { INC2 pin }=0.1 \mathrm{~V}, \\ & \Delta \mathrm{Vin}=-100 \mathrm{mV} \end{aligned}$ | -225 | -150 | - | $\mu \mathrm{A}$ |
|  |  | I-Incl | 1 | $\begin{aligned} & + \text { INC1 pin }=+ \text { INC2 pin }=0.1 \mathrm{~V}, \\ & \Delta \mathrm{Vin}=-100 \mathrm{mV} \end{aligned}$ | -255 | -170 | - | $\mu \mathrm{A}$ |
|  |  | Voff1 | 2 | +INC1 pin $=3 \mathrm{~V}$ to VCC pin | -1 | 0 | 1 | mV |
|  | inputage | Voff2 | 10 | +INC2 pin $=3 \mathrm{~V}$ to VCC pin | 2 | 3 | 4 | mV |
|  |  | VofF3 | 10 | + INC2 pin $=0 \mathrm{~V}$ to 3 V | 1 | 3 | 5 | mV |
|  | Common mode input voltage range | Vсм | 2, 10 | - | 0 | - | Vvcc | V |
|  | Voltage gain | Av | 2, 10 | $\begin{aligned} & \text { +INC1 pin }=+ \text { INC2 pin }=3 \mathrm{~V} \text { to } \\ & \text { VCC } \text { pin, } \Delta \mathrm{Vin}=-100 \mathrm{mV} \end{aligned}$ | 24.5 | 25.0 | 25.5 | V/V |
|  | Frequency band width | BW | 2, 10 | $\mathrm{A} v=0 \mathrm{~dB}$ | - | 2* | - | MHz |
|  |  | Voutchi | 2 | - | 4.7 | 4.9 | - | V |
|  | Output voltage | Voutchz | 10 | - | 4.5 | 4.7 | - | V |
|  |  | Voutcl | 2, 10 | - | 50 | 75 | 100 | mV |
|  | Output source current | Isource | 2, 10 | OUTC1 pin = OUTC2 pin $=2 \mathrm{~V}$ | - | -2 | -1 | mA |
|  | Output sink current | Isink | 2,10 | OUTC1 pin $=$ OUTC2 pin $=2 \mathrm{~V}$ | 150 | 300 | - | $\mu \mathrm{A}$ |
| PWM Comp. Block <br> [PWM Comp.] | Threshold voltage | $V_{\text {TL }}$ | 20 | Duty cycle $=0 \%$ | 1.4 | 1.5 | - | V |
|  |  | $V_{\text {th }}$ | 20 | Duty cycle $=100 \%$ | - | 2.5 | 2.6 | V |

(Continued)
$\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}\right.$, VCC $\mathrm{pin}=19 \mathrm{~V}$, VREF $\left.\mathrm{pin}=0 \mathrm{~mA}\right)$

| Parameter |  | Symbol | Pin No. | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. | Max. |  |
| Output Block [OUT] | Output source current |  | Isource | 20 | $\begin{aligned} & \text { OUT pin }=13 \text { V, Duty } \leq 5 \% \\ & (\mathrm{t}=1 / \text { /fosc } \times \text { Duty }) \end{aligned}$ | - | -400* | - | mA |
|  | Output sink current | Isink | 20 | $\begin{aligned} & \text { OUT pin }=19 \mathrm{~V} \text {, Duty } \leq 5 \% \\ & (\mathrm{t}=1 / \text { fosc } \times \text { Duty }) \end{aligned}$ | - | 400* | - | mA |
|  | Output ON resistance | Rон | 20 | OUT pin $=-45 \mathrm{~mA}$ | - | 6.5 | 9.8 | $\Omega$ |
|  |  | RoL | 20 | OUT pin $=45 \mathrm{~mA}$ | - | 5.0 | 7.5 | $\Omega$ |
|  | Rise time | tr1 | 20 | OUT pin $=3300 \mathrm{pF}$ | - | 50* | - | ns |
|  | Fall time | tf1 | 20 | OUT pin $=3300 \mathrm{pF}$ | - | 50* | - | ns |
| Control Block [CTL] | CTL input voltage | Von | 14 | IC operation mode | 2 | - | 25 | V |
|  |  | Voff | 14 | IC standby mode | 0 | - | 0.8 | V |
|  | Input current | Істᄂн | 14 | CTL pin $=5 \mathrm{~V}$ | - | 100 | 150 | $\mu \mathrm{A}$ |
|  |  | I'tul | 14 | CTL pin $=0 \mathrm{~V}$ | - | 0 | 1 | $\mu \mathrm{A}$ |
| Bias Voltage Block [VH] | Output voltage | $V_{H}$ | 19 | $\begin{aligned} & \mathrm{VCC} \text { pin }=8 \mathrm{~V} \text { to } 25 \mathrm{~V}, \\ & \mathrm{VH} \text { pin }=0 \text { to } 30 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { Vvcc- } \\ 6.5 \end{gathered}$ | $\begin{array}{\|c} \text { Vvcc- } \\ 6.0 \end{array}$ | $\begin{gathered} \text { Vvcc- } \\ 5.5 \end{gathered}$ | V |
| Under Voltage Lockout Protection Circuit Block [UVLO] | Threshold voltage | VTLH | 21 | VCC $\mathrm{pin}=$ § | 6.0 | 6.2 | 6.4 | V |
|  |  | $\mathrm{V}_{\text {thL }}$ | 21 | VCC pin $=$ z | 5.0 | 5.2 | 5.4 | V |
|  | Hysteresis width | V | 21 | VCC pin | - | 1.0* | - | V |
|  | Threshold voltage | VTLH | 6 | VREF pin $=$ § | 2.6 | 2.8 | 3.0 | V |
|  |  | $\mathrm{V}_{\text {THL }}$ | 6 | VREF pin $=$ を | 2.4 | 2.6 | 2.8 | V |
|  | Hysteresis width | $\mathrm{V}_{\mathrm{H}}$ | 6 | VREF pin | - | 0.2 | - | V |
| Over <br> Temperature Detection | Detection temperature | Tth | 20 | - | - | +150 | - | ${ }^{\circ} \mathrm{C}$ |
|  | Release temperature | T ${ }_{\text {L }}$ | 20 | - | - | + 125 | - | ${ }^{\circ} \mathrm{C}$ |
| AC Adapter Voltage Detection Block [AC Comp.] | Threshold voltage | $\mathrm{V}_{\text {TL }}$ | 7 | - | 1.245 | 1.270 | 1.295 | V |
|  |  | Vthl | 7 | - | 1.215 | 1.250 | 1.285 | V |
|  | Hysteresis width | $\mathrm{V}_{\mathrm{H}}$ | 7 | - | - | 20 | - | mV |
|  | ACOK <br> pin output leak current | I Leak | 5 | ACOK pin $=25 \mathrm{~V}$ | - | 0 | 1 | $\mu \mathrm{A}$ |
|  | ACOK pin output "L" level voltage | $\mathrm{V}_{\text {Acokı }}$ | 5 | ACOK pin $=1 \mathrm{~mA}$ | - | 0.9 | 1.1 | V |
|  | Current consumption | Ivinc | 18 | $\begin{aligned} & \text { VIN pin }=19 \mathrm{~V}, \\ & \text { ACIN pin }=0 \mathrm{~V} \end{aligned}$ | - | 0 | 1 | $\mu \mathrm{A}$ |
|  |  | Ivinh | 18 | $\begin{aligned} & \text { VIN pin }=19 \mathrm{~V}, \\ & \text { ACIN pin }=5 \mathrm{~V} \\ & \hline \end{aligned}$ | - | 6 | 10 | $\mu \mathrm{A}$ |

(Continued)

## MB39A134

(Continued)

$$
\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}, \mathrm{VCC} \text { pin }=19 \mathrm{~V}, \text { VREF } \mathrm{pin}=0 \mathrm{~mA}\right)
$$

| Parameter |  | Symbol | Pin No. | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. | Max. |  |
| Charge Voltage Control Block [VO REFIN Control] | Input voltage |  | $\mathrm{V}_{\mathrm{H}}$ | 16 | At 4.20 V/Cell | 4.6 | - | V Vref | V |
|  |  | $\mathrm{V}_{\text {Ext }}$ | 16 | At external setting | 0.4 | - | 4.4 | V |
|  |  | VL | 16 | At 4.10 V/Cell | 0 | - | 0.2 | V |
|  | Threshold voltage | $\mathrm{V}_{\text {TL }}$ | 16 | - | 0.21 | 0.3 | 0.39 | V |
|  |  | $\mathrm{V}_{\text {TH }}$ | 16 | - | 4.41 | 4.5 | 4.59 | V |
|  | Input current | IIN | 16 | ADJ3 pin | - | 0 | 1 | $\mu \mathrm{A}$ |
|  | Input voltage | $V_{H}$ | 11 | At 4 Cells | Viref 0.4 | - | Vvref | V |
|  |  | $\mathrm{V}_{\mathrm{M}}$ | 11 | At 2 Cells | 2.4 | - | 2.6 | V |
|  |  | VL | 11 | At 3 Cells | 0 | - | 0.3 | V |
|  | Input current | lint | 11 | CELLS $=0 \mathrm{~V}$ | -8.3 | -5 | - | $\mu \mathrm{A}$ |
|  |  | linh | 11 | CELLS = Ivref | - | 5 | 8.3 | $\mu \mathrm{A}$ |
| Charge Current Control Block [Charge Current Control] | Input voltage | $\mathrm{V}_{\mathrm{H}}$ | 9 | At normal charge | 4.6 | - | V VREF | V |
|  |  | Vext | 9 | At external setting | 0 | - | 4.4 | V |
|  | Threshold voltage | $V_{\text {th }}$ | 9 | - | 4.41 | 4.50 | 4.59 | V |
|  | Input current | In | 9 | ADJ2 pin | - | 0 | 1 | $\mu \mathrm{A}$ |
| General | Standby current | Iccs1 | 18 | $\begin{aligned} & \text { VCC pin }=0 \mathrm{~V}, \\ & \text { CTL pin }=0 \mathrm{~V}, \\ & \text { ACIN pin }=5 \mathrm{~V}, \\ & \text { VIN pin }=19 \mathrm{~V} \end{aligned}$ | - | 6 | 10 | $\mu \mathrm{A}$ |
|  |  | Iccs2 | 21 | $\begin{aligned} & \text { VIN pin }=0 \mathrm{~V}, \\ & \text { CTL pin }=0 \mathrm{~V}, \\ & \text { VCC pin }=19 \mathrm{~V} \end{aligned}$ | - | 0 | 1 | $\mu \mathrm{A}$ |
|  | Power supply current | Icc | 21 | CTL pin $=5 \mathrm{~V}$ | - | 2.7 | 4.0 | mA |

*: This parameter isn't be specified. This should be used as a reference to support designing the circuits.

## TYPICAL CHARACTERISTICS



## MB39A134

(Continued)


## FUNCTIONAL DESCRIPTION

MB39A134 is a DC/DC converter which uses pulse width modulation (PWM) for charging Li-ion battery and controls the charge voltage and current when charging the battery. It includes the charge control function for the battery and the AC adapter voltage detection function to stably supply the voltage from the AC adapter and the battery to the system.

- When controlling the charge voltage (constant voltage mode), the voltage entered in ADJ3 pin and CELLS pin can be used to set an arbitrary voltage. The error amplifier (Error Amp3) compares BATT pin voltage with the internal reference voltage to generate the PWM control signal for generating an arbitrary charge voltage.
- When controlling the charge current (constant current mode) , the current detection amplifier (Current Amp2) amplifies the voltage drop generated between both ends of the charge current sense resistance (Rs) to 25 times and outputs it through OUTC2 pin. The error amplifier (Error Amp2) compares the output voltage from the current detection amplifier (Current Amp2) with the voltage set at ADJ2 pin to generate the PWM control signal for executing the constant current charge.
- When controlling the AC adapter power, the current detection amplifier (Current Amp1) amplifies the difference between -INC1 pin voltage and +INC1 pin voltage (Vver) to 25 times and outputs it through OUTC1 pin when the output voltage of the AC adapter drops. The error amplifier (Error Amp1) compares the output voltage from the current detection amplifier (Current Amp1) with ADJ1 pin voltage to generate the PWM control signal for controlling the charge current so that AC adapter power can be kept constant.

The triangular wave voltage generated from the triangular wave oscillator is compared with the lowest potential of the output voltages from the error amplifier (Error Amp1, Error Amp2, and Error Amp3) and when the former is lower than the latter, the high side switching FET is set on.
In addition, AC Comp detects installation/removal of the AC adapter and its information is generated through ACOK pin.

## MB39A134

## 1. DC/DC Converter Block

(1) Reference voltage block (REF)

The reference voltage circuit (REF) uses the voltage supplied from the VCC pin (pin 21) to generate stable voltage (Typ. 5.0 V ) that has undergone temperature compensation. The generated voltage is used as the reference power supply for the internal circuitry of the IC.
This block can output load current of up to 1 mA from the reference voltage VREF pin (pin 6).
(2) Triangular wave oscillator block (OSC)

The triangular wave oscillator builds the capacitor for frequency setting into, and generates the triangular wave oscillation waveform by connecting the frequency setting resistor with the RT pin (pin 17). The triangular wave is input to the PWM comparator on the IC.
Triangular wave oscillation frequency: fosc
fosc (kHz) $\div 17000 / R T(k \Omega)$

## (3) Error amplifier block (Error Amp1)

This amplifier detects the output signal from the current detection amplifier (Current Amp1) and outputs a PWM control signal.
In addition, a stable phase compensation can be made available to the system by connecting the resistor and the capacitor to the COMP1 pin.

## (4) Error amplifier block (Error Amp2)

This amplifier detects the output signal from the current detection amplifier (Current Amp2), compares this to the output signal from the charge current control circuit, and outputs a PWM control signal to be used in controlling the charge current.
In addition, a stable phase compensation can be made available to the system by connecting the resistor and the capacitor to the COMP2 pin.

## (5) Error amplifier block (Error Amp3)

This error amplifier (Error Amp3) detects the output voltage from the DC/DC converter, compares this to the output signal from the VO REFIN controller circuit, and outputs the PWM control signal.
Arbitrary output voltage from 2 Cell to 4 Cell can be set by connecting an external resistor of charging voltage to ADJ3 pin (pin 16).
In addition, a stable phase compensation can be made available to the system by connecting the resistor and the capacitor to the COMP3 pin.

## (6) Current detection amplifier block (Current Amp1)

The current detection amplifier (Current Amp1) amplifies the voltage difference between +INC1 pin (pin 24) and -INC1 pin (pin 1) 25 times and the signal is output to the following error amplifier (Error Amp1).

## (7) Current detection amplifier block (Current Amp2)

The current detection amplifier (Current Amp2) detects a voltage drop on the both ends of the output sense resistor (Rs) due to the flow of the charge current, using the +INC2 pin (pin 13) and BATT pin (pin 12). The signal amplified to 25 times is output to the following error amplifier (Error Amp2).

## (8) PWM comparator block (PWM Comp.)

The PWM comparator circuit (PWM Comp.) is a voltage-pulse width converter for controlling the output duty of the error amplifiers (Error Amp1 to Error Amp3) depending on their output voltage.
The PWM comparator circuit compares the triangular wave voltage generated by the triangular wave oscillator with the error amplifier output voltage and turns on the external output transistor (MOS FET), during the interval in which the triangular wave voltage is lower than the error amplifier output voltage.

## (9) Output block (OUT)

The output circuit uses a totem-pole configuration capable of driving an external P-ch MOS FET.
The output "L" level sets the output amplitude to 6 V (Typ) using the voltage generated by the bias voltage block (VH).

This results in increasing conversion efficiency and suppressing the withstand voltage of the connected external transistor (MOSFET) even in a wide range of input voltages.

## (10) Power supply control block (CTL)

Setting the CTL pin (pin 14) to "L" level places the IC in the standby mode. During the standby mode, only AC adapter detection function is operated. (The supply current is $6 \mu \mathrm{~A}$ at typical in the standby mode.)

## CTL function table

| CTL | Power | AC adapter detection |
| :---: | :---: | :---: |
| L | OFF (Standby) | ON (Active) |
| H | ON (Active) | ON (Active) |

## (11) Bias voltage block (VH)

The bias voltage circuit outputs V vcc -6 V (Typ) as the minimum potential of the output circuit. In the standby mode, this circuit outputs the potential equal to $\mathrm{V} v c c$.

## 2. Protection Functions

(1) Under voltage lockout protection circuit block (UVLO)

The transient state or a momentary decrease in supply voltage or internal reference voltage (VREF pin), which occurs when the power supply (VCC pin) is turned on, may cause malfunctions in the control IC, resulting in breakdown or deterioration of the system.
To prevent such malfunction, the under voltage lockout protection circuit detects internal reference voltage drop and fixes the OUT pin (pin 20) to the "H" level. The system restores when the power supply and the internal reference reaches less than the threshold voltage of the lockout protection circuit at the low voltage level.

## Protection circuit (UVLO) operation function table

When UVLO is operating (VCC or VREF voltage is lower than UVLO threshold voltage.), the logic of the following pin is fixed at the value shown.

| pin | OUT |
| :---: | :---: |
| Status | H |

## MB39A134

## (2) Over temperature detection

The circuit protects an IC from heat-destruction. If the temperature at the joint part reaches $+150^{\circ} \mathrm{C}$, the circuit changes the level of OUT pin to "H", and stops the voltage output.
In addition, if the temperature at the joint part drops to $+125^{\circ} \mathrm{C}$, the output restarts again.
Therefore, make sure to design the DC/DC power supply system so that the over heating protection does not start frequently.

## 3. Detection Functions

## AC adapter voltage detection block (AC Comp.)

The AC adapter voltage detection block (AC Comp.) detects that ACIN pin voltage is below 1.25 V (Typ) and sets ACOK pin in the AC adapter voltage detection block to Hi-Z. In addition, a higher voltage from either VCC pin or VIN pin is supplied as the IC power supply.


AC adapter detection voltage setting
VIN = Low to High
$V$ th $=(R 1+R 2) / R 2 \times 1.27 V$
$\mathrm{V}_{\mathrm{IN}}=$ High to Low
Vth $=(R 1+R 2) / R 2 \times 1.25 V$

## MB39A134

## 4. Setting the Charge Voltage

The charge voltage (DC/DC output) is set by the input voltage to ADJ3 pin (pin 16) and CELLS pin (pin 11). The ADJ3 pin (pin 16) can set charge voltage per cell. An arbitrary charge voltage is set when external resistor is set. It doesn't need external resistor when ADJ3 pin (pin 16) is input to VREF level or GND level by internal high accurate reference voltage. The CELLS pin (pin 11) can set the series battery number when the pin is input VREF, OPEN or GND level.
The setting of ADJ3 pin (pin 16), CELLS pin (pin 11) and charge voltage (DC/DC output) is shown below.

| ADJ3 Input Voltage | CELLS | Charge Voltage | Note |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { VREF pin } \\ (\text { ADJ3 } \geq 4.6 \mathrm{~V}) \end{gathered}$ | OPEN | 8.4 V | 2 Cell $\times 4.20 \mathrm{~V} / \mathrm{Cell}$ |
|  | GND | 12.6 V | 3 Cell $\times 4.20 \mathrm{~V} / \mathrm{Cell}$ |
|  | VREF | 16.8 V | 4 Cell $\times 4.20$ V/Cell |
| $\begin{gathered} \text { GND pin } \\ (\mathrm{ADJ} 3 \leq 0.2 \mathrm{~V}) \end{gathered}$ | OPEN | 8.2 V | 2 Cell $\times 4.10$ V/Cell |
|  | GND | 12.3 V | 3 Cell $\times 4.10$ V/Cell |
|  | VREF | 16.4 V | 4 Cell $\times 4.10$ V/Cell |
| External voltage setting ( $\mathrm{ADJ3}=0.4 \mathrm{~V}$ to 4.4 V ) | OPEN | $4 \times$ ADJ3 pin voltage | 2 Cell $\times 2 \times$ ADJ3 pin voltage/Cell |
|  | GND | $6 \times$ ADJ3 pin voltage | 3 Cell $\times 2 \times$ ADJ3 pin voltage/Cell |
|  | VREF | $8 \times$ ADJ3 pin voltage | 4 Cell $\times 2 \times$ ADJ3 pin voltage/Cell |

- ADJ3 pin internal circuit



## MB39A134

## 5. Setting the Charge Current

The Error amplifier block (Error Amp2) compares the output voltage of charge current control block set by ADJ2 pin (pin 9) with the output signal from the current detection amplifier (current Amp2), and outputs a PWM control signal to be used in controlling the maximum charge current for battery. When the current overflows the rated value, the current will be constantly charged to the rated value, and the charge voltage will drop.

Battery charge current setting voltage : ADJ2

Upper limit of charge current lo $=\frac{\text { Charge current control block output voltage voltage }(\mathrm{V})-0.075}{\text { Current detection amplifier block voltage gain }(25.0 \mathrm{~V} / \mathrm{V} \text { Typ }) \times}$

| ADJ2 Input Voltage | Charge Current <br> Control Block <br> Output Voltage | Charge Current |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{R s}=\mathbf{4 0} \mathbf{~ m} \Omega$ | $\mathbf{R s}=\mathbf{2 0} \mathbf{m} \Omega$ | $\mathbf{R s}=\mathbf{1 5} \mathbf{~ m} \Omega$ |  |
| VREF |  |  |  |  |
| (ADJ2 > 4.6 V) |  |  |  |  |

- ADJ2 pin internal circuit

- Example of charge current setting ( $\mathrm{Rs}=40 \mathrm{~m} \Omega$ )




## MB39A134

## 6. Setting Dynamically-Controlled-Charging

By connecting as shown in the example of the figure below, the AC adopter voltage (Vin) drops and becomes the calculated Vth, and then, the dynamically-controlled charging loop reduce the charge current to keep a settled power level.

AC adopter voltage in dynamically controlled charging mode:

$$
V \text { th }=\operatorname{VREF} \times\left(1-\frac{1}{A_{v}} \times \frac{R 4}{R 3+R 4}\right) \times \frac{R 1+R 2}{R 2}
$$

VREF : Reference voltage (5.0 V Typ) Av: Current detection amplifier block voltage gain (25.0 V/V Typ)


## TRANSIT RESPONSE WHEN A LOAD CHANGES SUDDENLY

The constant voltage control loop and the constant current control loop are independent each other and when a load changes suddenly, these two control loops switch over each other.
Overshoot of the battery voltage and current is generated by the delay in the control loop when changing the mode.
The delay time is determined by the phase compensation components values.
When the constant current control switches over to the constant voltage control when removing the battery, the control period with higher duty than the rated charge voltage occurs, resulting in voltage overshoot. In such a period, since the battery is removed, no excessive voltage should be applied to the battery.
When the constant voltage control switches over to the constant current control when installing the battery, the control period with higher duty than the rated charge current occurs, resulting in current overshoot.
For MB39A134, it can not be as current overshoot with 10 ms or less.


## MB39A134

■ CONNECTION WITHOUT USING THE CURRENT AMP1, CURRENT AMP2 AND THE ERROR AMP1, ERROR AMP2
When Current Amp1, 2 or Error Amp1, 2 are not used, please connect it as follows.

- +INC1 pin (pin 24), -INC1 pin (pin 1), ADJ1 pin (pin 3), and ADJ2 pin (pin 9) are connected with the VREF pin.
- +INC2 pin (pin 13) is connected with the pin BATT pin (pin 12).
- OUTC1 pin (pin 2) and OUTC2 pin (pin10) open.



## INPUT/OUTPUT PIN EQUIVALENT CIRCUIT DIAGRAM


(Continued)

## MB39A134


<Output block>

<AC adapter detection block>

<Bias voltage block>
<Charge voltage setting block>

(Continued)
<Charge current setting block>

<Cell switch block>


## MB39A134

## TYPICAL APPLICATION CIRCUIT



Place R12 $=0 \Omega$ for output 4.2 V/Cell.
Place R13 $=0 \Omega$ for output 4.1 V/Cell.
Place R18 $=0 \Omega$ for 4 Cells operation.
Place R19 $=0 \Omega$ for 3 Cells operation.
Open R18 \& R19 2 Cells operation.

- Parts list

| Component | Item | Specification | Vendor | Package | Parts No. | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M1 | IC | MB39A134 | FML | TSSOP-24 | - |  |
| Q1-1 | P-ch FET | $\begin{aligned} & \text { VDS }=-20 \mathrm{~V}, \\ & \mathrm{ID}=7 \mathrm{~A}(\mathrm{Max}) \end{aligned}$ | NEC | SOP-8 | $\mu \mathrm{PA} 2714 \mathrm{GR}$ |  |
| Q1-2 | P-ch FET | - | - | - | - | Not mounted |
| Q2A | P-ch FET | $\begin{aligned} & \mathrm{VDS}=-30 \mathrm{~V} \\ & \mathrm{ID}=40 \mathrm{~A}(\mathrm{Max}) \end{aligned}$ | TOSHIBA | SOP <br> Advance | TPCA8102 |  |
| Q2B | P-ch FET | $\begin{aligned} & \mathrm{VDS}=-30 \mathrm{~V}, \\ & \mathrm{ID}=40 \mathrm{~A}(\mathrm{Max}) \end{aligned}$ | TOSHIBA | SOP <br> Advance | TPCA8102 |  |
| Q3 | P-ch FET | $\begin{aligned} & \mathrm{VDS}=-30 \mathrm{~V}, \\ & \mathrm{ID}=40 \mathrm{~A}(\mathrm{Max}) \end{aligned}$ | TOSHIBA | SOP <br> Advance | TPCA8102 |  |
| DTr1 | Transistor | VCEO = 50 V | ON Semi | SC-75 | DTC144EET1G |  |
| DTr2 | Transistor | - | - | - | - | Not mounted |
| D1 | Diode | $\begin{gathered} \hline \mathrm{VF}=0.45 \mathrm{~V} \\ (\mathrm{Max}) \\ \text { at } \mathrm{IF}=3 \mathrm{~A} \end{gathered}$ | ON Semi | RMDS | MBRA340T3 |  |
| L1 | Inductor | $\begin{gathered} 15 \mu \mathrm{H} 50 \mathrm{~mW} \\ \text { Irms }=3.1 \mathrm{~A} \end{gathered}$ | SUMIDA | SMD | CDRH104R-150 |  |
| C1 | Ceramic Capacitor | $10 \mu \mathrm{~F}(25 \mathrm{~V})$ | TDK | 3225 | C3225X5R1E106K |  |
| C2 | Ceramic Capacitor | $22 \mu \mathrm{~F}(25 \mathrm{~V})$ | TDK | 3225 | C3225JC1E226M |  |
| C3 | Ceramic Capacitor | - | - | - | - | Not mounted |
| C4 | Ceramic Capacitor | $0.022 \mu \mathrm{~F}(50 \mathrm{~V})$ | TDK | 1608 | C1608JB1H223K |  |
| C5 | Ceramic Capacitor | - | - | - | - | Not mounted |
| C6 | Ceramic Capacitor | $0.1 \mu \mathrm{~F}(50 \mathrm{~V})$ | TDK | 1608 | C1608JB1H104K |  |
| C7 | Ceramic Capacitor | $0.1 \mu \mathrm{~F}(50 \mathrm{~V})$ | TDK | 1608 | C1608JB1H104K |  |
| C8 | Ceramic Capacitor | - | - | - | - | Not mounted |
| C9 | Ceramic Capacitor | $0.001 \mu \mathrm{~F}(50 \mathrm{~V})$ | TDK | 1608 | C1608JB1H102J |  |
| C10 | Ceramic Capacitor | - | - | - | - | Not mounted |
| C11 | Ceramic Capacitor | $0.1 \mu \mathrm{~F}(50 \mathrm{~V})$ | TDK | 1608 | C1608JB1H104K |  |
| C12 | Ceramic Capacitor | $0.001 \mu \mathrm{~F}(50 \mathrm{~V})$ | TDK | 1608 | C1608JB1H102J |  |
| C13 | Ceramic Capacitor | - | - | - | - | Not mounted |
| C14 | Ceramic Capacitor | - | - | - | - | Not mounted |
| C15 | Ceramic Capacitor | $0.22 \mu \mathrm{~F}(25 \mathrm{~V})$ | TDK | 1608 | C1608JB1H224K |  |
| C17 | - | - | - | - | - | Not mounted |
| C19 | Ceramic Capacitor | - | - | - | - | Not mounted |
| C20 | Ceramic Capacitor | - | - | - | - | Not mounted |
| C21 | Ceramic Capacitor | $0.1 \mu \mathrm{~F}(50 \mathrm{~V})$ | TDK | 1608 | C1608JB1H104K |  |

(Continued)

| Com- <br> ponent | Item | Specification | Vendor | Package | Parts No. | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R1 | Resistor | $0 \Omega$ | Mac-Eight | SMD | MJP-0.2 | Wire short |
| R2 | Resistor | $20 \mathrm{~m} \Omega$ | KOA | SL1 | SL1TTE20L0D |  |
| R4 | Resistor | $1 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P102D |  |
| R5 | Resistor | $56 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P563D |  |
| R6 | Resistor | - | - | - | - | Pattern short |
| R7 | Resistor | $100 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P104D |  |
| R8 | Resistor | - | - | - | - | Pattern cut |
| R9 | Resistor | $10 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P103D |  |
| R10 | Resistor | $10 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P103D |  |
| R11 | Resistor | - | - | - | - | Pattern cut |
| R12 | Resistor | - | - | - | - | Pattern short |
| R13 | Resistor | - | - | - | - | Not mounted |
| R14 | Resistor | $100 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P104D |  |
| R15 | Resistor | $10 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P103D |  |
| R16 | Resistor | $100 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P104D |  |
| R17 | Resistor | - | - | - | - | Not mounted |
| R18 | Resistor | $0 \Omega$ | KOA | 1608 | RK73Z1J |  |
| R19 | Resistor | - | - | - | - | Not mounted |
| R20 | Resistor | $6.2 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P622D |  |
| R21 | Resistor | $91 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P913D |  |
| R22 | Resistor | $10 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P103D |  |
| R23 | Resistor | $200 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P204D |  |
| R24 | Resistor | $100 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P104D |  |
| R25 | Resistor | - | - | - | - | Pattern short |
| R26 | Resistor | $47 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P473D |  |
| R27 | Resistor | $10 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P103D |  |
| R28 | Resistor | - | - | - | - | Pattern short |
| R30 | Resistor | - | - | - | - | Pattern short |
| R32 | Resistor | - | - | - | - | Pattern short |
| R34 | - | - | - | - | - | Not mounted |
| R35 | Resistor | - | - | - | - | Pattern short |
| R43 | Resistor | $11 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P113D |  |
| R44 | Resistor | $240 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P244D |  |
| R45 | Resistor | $100 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P104D |  |
| R46 | Resistor | $0 \Omega$ | KOA | 1608 | RK73Z1J |  |

(Continued)
(Continued)

| Compo- <br> nent | Item | Specification | Vendor | Package | Parts No. | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R47 | Resistor | $100 \mathrm{k} \Omega$ | SSM | 1608 | RR0816P104D |  |
| R48 | - | - | - | - | - | Not mounted |
| SW1 | DIP SW | SW | MATSUKYU | SMD | DMS-2H |  |
| PIN | Wiring Pin | WT-2-1 | Mac-Eight | - | WT-2-1 | 11-pin |

Note : These components are recommended based on the operating tests authorized.
FML : Fujitsu Microelectronics Limited
NEC : NEC Corporation
TOSHIBA : TOSHIBA Corporation
ON Semi : ON Semiconductor Corporation
SUMIDA : SUMIDA Corporation
TDK : TDK Corporation
Mac-Eight : Mac-Eight Co.,Ltd
KOA : KOA Corporation
SSM : SUSUMU Co.,Ltd
MATSUKYU : Matsukyu Co.,Ltd

## MB39A134

## APPLICATION NOTE

## - Inductor selection

The inductance value should be selected, as a reference, so that the peak-to-peal value of the inductor ripple current is $50 \%$ or less of the maximum charge current. In such a case, the inductance value can be obtained as follows :

$$
\mathrm{L} \geq \frac{\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{o}}}{\mathrm{LOR} \times \text { lomax }} \times \frac{\mathrm{Vo}_{0}}{\mathrm{~V}_{\text {IN }} \times \text { fosc }}
$$

L : Inductance value [H]
lomax : Max. charge current [A]
LOR : Peak-to-peak value of inductor ripple current - max. charge current ratio (0.5)
Vin : Switching system power supply voltage [V]
Vo : Charge voltage [V]
fosc : Switching frequency [Hz]

The minimum charge current value (critical current value) without backward inductor current can be obtained as follow :

$$
\mathrm{loc}=\frac{\mathrm{V}_{\mathrm{o}}}{2 \times \mathrm{L}} \times \frac{\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{o}}}{\mathrm{~V}_{\text {IN }} \times \text { fosc }}
$$

loc : Critical current [A]
L : Inductance value [H]
VIN : Switching system power supply voltage [V]
Vo : Charge voltage [V]
fosc : Switching frequency [Hz]

To judge that the current passing through the inductor is below a rated value, it is necessary to obtain a maximum current value passing through the inductor. The maximum inductor current value can be obtained as follows :

$$
\mathrm{IL} \max \geq \operatorname{lomax}+\frac{\Delta \mathrm{IL}}{2}
$$

ILmax : Max. inductor current [A]
Iomax : Max. charge current [A]
$\Delta \mathrm{IL}$ : Peak-to-peak value of inductor ripple current [A]

$$
\Delta \mathrm{IL} \geq \frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{o}}}{\mathrm{~L}} \times \frac{\mathrm{V}_{\mathrm{o}}}{\mathrm{~V}_{\text {IN }} \times \text { fosc }}
$$

Inductor current

- Switching FET selection

If MB39A134 is used for the charger for a notebook PC, since the output voltage of an AC adapter, which is the input voltage of an switching FET, is 25 V or less, in general, a 30 V class MOS FET can be used as the switching FET. Obtain the maximum value of the current flowing through the switching FET in order to determine whether the current flowing through the switching FET is within the rated value. The maximum current flowing through the switching FET can be found by the following formula.

$$
\operatorname{IDMAX} \geq \operatorname{IOмAX}+\frac{\Delta \mathrm{IL}}{2}
$$

Idmax: Max. switching FET drain current [A]
Іомах : Max. charge current [A]
$\Delta \mathrm{IL}$ : Peak-to-peak value of inductor ripple current [A]

In addition, to judge that permissible switching FET loss is below the rated value, it is necessary to obtain the switching FET loss.
To reduce switching FET loss as much as possible. when selecting a switching FET, take into consideration that the continuity loss is equal to the switching loss.

The switching FET continuity loss can be obtained by the following formula:

$$
P_{\text {Ron }}=\frac{\mathrm{V}_{\mathrm{o}}}{\mathrm{~V}_{\text {IN }}} \times 1 \mathrm{o}^{2} \times \text { Ron }
$$

PRon: Switching FET continuity loss [W]
lo : Charge current [A]
Vin : Switching system power supply voltage [V]
Vo : Charge voltage [V]
Ron : Switching FET on resistance [ $\Omega$ ]

## MB39A134

The switching FET switching loss can be obtained simply as follows :

$$
\mathrm{Psw}_{\text {sw }}=\frac{1}{2} \times \mathrm{V}_{\mathrm{IN}} \times \mathrm{IL}_{\min } \times \operatorname{fosc} \times \operatorname{Tr}+\frac{1}{2} \times \mathrm{V}_{\mathbb{I N}} \times \mathrm{IL}_{\text {max }} \times \text { fosc } \times \mathrm{Tf}
$$

Psw : Switching FET switching loss [W]
ILMIN $=$ lomax $-\Delta \mathrm{IL} / 2$ : Lower value of inductor current [A]
ILmax = Iomax $+\Delta \mathrm{IL} / 2$ : Upper value of inductor current [A]
Vin : Switching system power supply voltage [V]
fosc: Switching frequency [Hz]
Tr : Switching FET turn-on time [s]
Tf : Switching FET turn-off time [s]

- Flyback diode selection

Select the shot-key barrier diode (Flyback diode) with a small forward voltage as much as possible.

To judge that the current passing through the flyback diode is below the rated value, it is necessary to obtain the value of peak current passing through the flyback diode. The maximum current value of the flyback diode can be obtained as follows :

$$
\text { If } \geq \text { lomax }+\frac{\Delta \mathrm{IL}}{2}
$$

If : Forward current [A]
lomax : Max. charge current [A]
$\Delta \mathrm{IL}$ : Peak-to-peak value of inductor ripple current [A]

Furthermore, to judge that permissible flyback diode loss is below a rated value, it is necessary to obtain the flyback diode loss. The flyback diode loss can be obtained as follows :

$$
\mathrm{P}_{\mathrm{SBD}}=\operatorname{lomax} \times\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \times \mathrm{Vf}
$$

Psbd : Flyback diode loss [W]
lomax : Max. charge current [A]
VIN : Switching system power supply voltage [V]
Vo : Charge voltage [V]
Vf : Forward voltage [V]

## MB39A134

- Output capacitor selection

Since a high ESR causes the output ripple voltage to increase, a low-ESR capacitor is needs to be used in order to reduce the output ripple voltage. Use a capacitor that has sufficient ratings to surge current generated when the battery is inserted or removed. Generally, the ceramic capacitor is used as the output capacitor. With the switching ripple voltage taken into consideration, the minimum capacitance required can be found by the following formula.

$$
\mathrm{Co} \geq \frac{1}{2 \pi \times \mathrm{fosc} \times\left(\frac{\Delta \mathrm{Vo}}{\Delta \mathrm{IL}}-\mathrm{ESR}\right)}
$$

Co : Output capacitor [F]
ESR : Serial resistance of output capacitor [ $\Omega$ ]
$\Delta \mathrm{V}$ 。 : Switching ripple voltage [V]
$\Delta \mathrm{IL}$ : Peak-to-peak value of inductor ripple current [A]
fosc: Switching frequency $[\mathrm{Hz}]$

Since an overshoot occurs in the DC/DC converter output voltage when a battery being charged is removed, use a capacitor having sufficient withstand voltage. Generally, the capacitor having a rated withstand voltage higher than the maximum input voltage is sued.
Moreover, use a capacitor having sufficient tolerance for allowable ripple current. The allowable ripple current required can be found by the following formula.

$$
\mathrm{Irms} \geq \frac{\Delta \mathrm{IL}}{2 \sqrt{3}}
$$

Irms : Acceptable ripple current (effective value) [A]
$\Delta \mathrm{IL}$ : Peak-to-peak value of inductor ripple current [A]

## MB39A134

- Input capacitor selection

Select an input capacitor that has an ESR as small as possible. A ceramic capacitor is ideal. If a highcapacitance capacitor is needed for which there is no suitable ceramic capacitor use a polymer capacitor or a tantalum capacitor having a low ESR.
The ripple voltage by the switching operation of the DC/DC converter is generated in the power supply voltage. Please consider the lower limit value of the input capacitor according to the allowable ripple voltage. The ripple voltage of the power supply can be easily found by the following formula.
$\Delta \mathrm{V}_{\mathrm{IN}}$ : Peak-to-peak value of switching system power supply ripple voltage [V]
Іомах : Maximum charge current [A]
CIn : Input capacitor [F]
Vin : Switching system power supply voltage [V]
Vo : Charge voltage [V]
fosc : Switching frequency [Hz]
ESR : Series resistance component of input capacitor [ $\Omega$ ]
$\Delta \mathrm{IL}$ : Peak-to-peak value of inductor ripple current [A]

The ripple voltage of the power supply can be decreased by raising the switching frequency besides using the capacitor.
The capacitor has the features in the frequency, temperature and bias voltage, so that the effect capacitance can be extremely small depending on the use conditions.
Please choose the one of having the enough margin for the input voltage and ripple current to ratings of the capacitor.

The acceptable ripple current is given by the following formula.

$$
\text { Irms } \geq \operatorname{lomax~} \times \frac{\sqrt{\mathrm{Vox}_{\mathrm{o}}\left(\mathrm{VIN}_{\mathrm{IN}}-\mathrm{Vo}_{\mathrm{o}}\right.}}{\mathrm{V}_{\text {IN }}}
$$

Irms : Acceptable ripple current (effective value) [A]
Іомах : Maximum charge current [A]
Vin : Switching system power supply voltage [V]
Vo : Charge voltage [V]

- Designing phase compensation circuit
(1) Constant voltage (CV) mode phase compensation circuit

It is common to connect a 1-pole-1-zero phase compensation circuit to the output pin (COMP3) of the error amplifier 3 (gm amplifier). When a low-ESR capacitor, such as a ceramic capacitor, is used as the output capacitor, it is easier for the DC/DC converter to oscillate as the phase delay approaches 180 degrees due to the resonance frequency of LC. In this situation, perform phase compensation by connecting a RC phase lead compensator to the COMP3 pin, and between the -INE3 pin and the BATT pin.

1pole-1zero phase compensation circuit


Rc ( $\Omega$ ) and Cc (F) of the phase lead circuit can be obtained by the following formula.
$\mathrm{Rc} \div \frac{\mathrm{lo}}{190 \times 10^{-6} \times \mathrm{V}_{\mathrm{IN}}} \times \sqrt{\frac{\mathrm{L}}{\mathrm{Co}}}$
$\mathrm{C}_{\mathrm{c}} \div \frac{\sqrt{\mathrm{L} \times \mathrm{Co}}}{\mathrm{Rc}_{\mathrm{c}}}$

Io : Charge current [A]
VIN : Switching system power supply voltage [V]
L : Inductance value of inductor [ H ]
Co : Output capacitor value [F]
Vo : Charge voltage [V]

In this situation, the crossover frequency fco $[\mathrm{Hz}]$ can be obtained by the following formula.

$$
\mathrm{fco} \div 1 \times 10^{-5} \times \frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{~V}_{\mathrm{o}} \times \mathrm{C}_{\mathrm{c}}}
$$

## MB39A134

## (2) Constant current (CC) mode phase compensation circuit

Since the output capacitor impedance has a small influence to the loop response characteristics in this mode, the phase compensation circuit with 1pole-1zero is normally connected to the output pin (COMP2) of the error amplifier 2 ( $g m$ amplifier).

1pole-1zero phase compensation circuit


Rc ( $\Omega$ ) and Cc (F) of the phase lead circuit can be obtained by the following formula.

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{c}} \div 1.2 \times 10^{4} \times \frac{\mathrm{fco} \times \mathrm{L}}{\mathrm{Rs} \times \mathrm{V}_{\mathrm{IN}}} \\
& \mathrm{C}_{\mathrm{c}} \div \frac{\sqrt{\mathrm{L} \times \mathrm{Co}}}{\mathrm{Rc}_{\mathrm{c}}}
\end{aligned}
$$

Rs : Resistance value of charge current detection [ $\Omega$ ]
Vin : Switching system power supply voltage [V]
L : Inductance value [H]
Co : Output capacitance value [F]
fco : Crossover frequency [Hz]

## MB39A134

- Allowable loss, and thermal design

In general, the allowable loss and thermal design of this IC can be ignored because this IC is highly effective. However, when this IC is used with high power supply voltage, high switching frequency, high load, or high temperature, it is necessary to take account of the allowable loss and thermal design while using this IC. The IC internal loss (Pic) can be found by the following formula.
$P_{I c}=V_{c c} \times\left(\mathrm{Icc}+\mathrm{Q}_{\mathrm{g}} \times \mathrm{fosc}\right)$

Pic : IC's Internal loss [W]
Vcc : Power supply voltage (ViN) [V]
Icc : Power supply current [A] (4.0 mA Max)
$\mathrm{Q}_{\mathrm{g}}$ : Total amount of charges of all switching FETs [C] (when Vgs = 6 V )
fosc : Switching frequency [Hz]

The temperature at the joint part ( Tj ) can be obtained as follows :
$\mathrm{Tj}=\mathrm{Ta}+\theta \mathrm{ja} \times \mathrm{Pıc}$

Tj : Joint part temperature [ ${ }^{\circ} \mathrm{C}$ ]
Ta : Ambient temperature [ ${ }^{\circ} \mathrm{C}$ ]
日ja : TSSOP-24 package thermal resistance ( $78^{\circ} \mathrm{C} / \mathrm{W}$ )
Pic : IC's internal loss [W]

## MB39A134

## - Board layout

When designing the layout, consider the points listed below. Take account of the following points when designing the board layout.

- Place a GND plane on the IC mounting surface whenever possible. Connect the controller GND to PGND only at one point of PGND in order to prevent a large current path from passing the controller GND.
- Connect to the input capacitor (Cin), switching FET, flyback diode, inductor (L), sense resistance (Rs) , and the output capacitor (Co) on the surface layer. Do not connect to them via any through-hole.
- For a loop compased of input capacitors (Cin), switching FET and flyback diode, minimize its current loop. When minimizing routing and loops, give priority to this loop over others.
- Connect GND pins of the input capacitor ( $\mathrm{Cin}^{(1)}$, flyback diode, and the output capacitor (Co) to GNDs on the inner layer via the through holes by making them close to the pins.
- Large currents momentarily flow through the nets of the OUT pin, which are connected to the switching FET gate. Use a wiring width of about 0.8 mm and minimize the length of routing.
- Place the bypass capacitor connected to VCC, VIN, VREF, and VH pins, and the resistance connected to the RT pin as close to the respective pins as possible. Moreover, connect the bypass capacitor and the GND pins of the VCC, VIN, and VREF of the fosc:setting resistance in close proximity to the GND pin of the IC. (Strengthen the connection to the internal layer GND by making through-holes in close proximity to each of the GND pin of the IC, terminals of bypass capacitors, terminals of the fosc setting resistors.)
- Since nets of -INC1, +INCx, BATT, COMPx, and RT pins are sensitive to noise, make wiring for them as shortly as possible, and keep them away from switching system parts as much as possible.
- The remote sensing (Kelvin connection) of the routing of the +INC2 and BATT pins are very sensitive to noise. Therefore, make their routing close to each other and keep the routing as far away from switching components as possible.



## REFERENCE DATA

Unless explained specially, the measurement conditions are $\mathrm{V}_{\mathrm{IN}}=19 \mathrm{~V}, \mathrm{lo}=2.85 \mathrm{~A}, \mathrm{Li}+$ battery 4 Cell, and $\mathrm{Ta}=+25^{\circ} \mathrm{C}$.

Conversion efficiency vs. Charging current (Constant voltage mode)


Conversion efficiency vs. Charging voltage (Constant current mode)



Switching waveform
(Constant current mode)

(Continued)
(Continued)


## USAGE PRECAUTION

## 1. Do not configure the IC over the maximum ratings

If the IC is used over the maximum ratings, the LSI may be permanently damaged.
It is preferable for the device to be normally operated within the recommended usage conditions. Usage outside of these conditions can have a bad effect on the reliability of the LSI.
2. Use the devices within recommended operating conditions

The recommended operating conditions are the recommended values that guarantee the normal operations of LSI.
The electrical ratings are guaranteed when the device is used within the recommended operating conditions and under the conditions stated for each item.
3. Printed circuit board ground lines should be set up with consideration for common impedance
4. Take appropriate measures against static electricity

- Containers for semiconductor materials should have anti-static protection or be made of conductive material.
- After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
- Work platforms, tools, and instruments should be properly grounded.
- Working personnel should be grounded with resistance of $250 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ in series between body and ground.

5. Do not apply negative voltages

The use of negative voltages below -0.3 V may cause the parasitic transistor to be activated on LSI lines, which can cause malfunctions.

ORDERING INFORMATION

| Part number | Package | Remarks |
| :---: | :---: | :---: |
| MB39A134PFT-صロロE1 | 24-pin plastic TSSOP <br> (FPT-24P-M08) | Lead Free version |

## EV BOARD ORDERING INFORMATION

| EV board part No. | EV board version No. | Remarks |
| :---: | :---: | :---: |
| MB39A134EVB-01D | MB39A134EVB-01 Rev1.0 | TSSOP-24 |

## RoHS COMPLIANCE INFORMATION OF LEAD (Pb) FREE VERSION

The LSI products of Fujitsu microelectronics with "E1" are compliant with RoHS Directive , and has observed the standard of lead, cadmium, mercury, hexavalent chromium, polybrominated biphenyls (PBB) , and polybrominated diphenyl ethers (PBDE) .

A products whose part number has trailing characters "E1" is RoHS compliant.

## MB39A134

MARKING FORMAT (LEAD FREE VERSION)


## LABELING SAMPLE (LEAD FREE VERSION)



MB39A134PFT-aDE1
RECOMMENDED CONDITIONS OF MOISTURE SENSITIVITY LEVEL

| Item | Condition |  |
| :---: | :---: | :---: |
| Mounting Method | IR (infrared reflow), Manual soldering (partial heating method) |  |
| Mounting times | 2 times |  |
| Storage period | Before opening | Please use it within two years after <br> Manufacture. |
|  | From opening to the 2nd <br> reflow | Less than 8 days |

## [Mounting Conditions]

(1) IR (infrared reflow)

"H" level : $260^{\circ} \mathrm{C}$ Max
(a) Temperature Increase gradient : Average $1^{\circ} \mathrm{C} / \mathrm{s}$ to $4^{\circ} \mathrm{C} / \mathrm{s}$
(b) Preliminary heating

Temperature $170^{\circ} \mathrm{C}$ to $190^{\circ} \mathrm{C}, 60$ s to 180 s
(c) Temperature Increase gradient

Average $1^{\circ} \mathrm{C} / \mathrm{s}$ to $4^{\circ} \mathrm{C} / \mathrm{s}$
(d) Peak temperature

Temperature $260^{\circ} \mathrm{C}$ Max; $255^{\circ} \mathrm{C}$ or more, 10 s or less
(d') Main Heating
: Temperature $230^{\circ} \mathrm{C}$ or more, 40 s or less
or
Temperature $225^{\circ} \mathrm{C}$ or more, 60 s or less
or
Temperature $220^{\circ} \mathrm{C}$ or more, 80 s or less
(e) Cooling
: Natural cooling or forced cooling
Note : Temperature : the top of the package body
(2) Manual soldering (partial heating method)

Conditions : Temperature $400^{\circ} \mathrm{C}$ Max
Times : 5 s max/pin

## PACKAGE DIMENSION

| 24-pin plastic TSSOP | Lead pitch | 0.50 mm |
| :---: | :---: | :---: |
| Package width $\times$ <br> package length | $4.4 \times 6.5 \mathrm{~mm}$ |  |



Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

## MB39A134

## - CONTENTS

page
DESCRIPTION ..... 1

- FEATURES ..... 1
- APPLICATIONS ..... 1
- PIN ASSIGNMENT ..... 2
- PIN DESCRIPTIONS ..... 3
- BLOCK DIAGRAM ..... 4
- ABSOLUTE MAXIMUM RATINGS ..... 5
- RECOMMENDED OPERATING CONDITIONS ..... 6
- ELECTRICAL CHARACTERISTICS ..... 7
- TYPICAL CHARACTERISTICS ..... 11
- FUNCTIONAL DESCRIPTION ..... 13
- TRANSIT RESPONSE WHEN A LOAD CHANGES SUDDENLY ..... 21
- CONNECTION WITHOUT USING THE CURRENT AMP1, CURRENT AMP2 AND THE ERROR AMP1, ERROR AMP2 ..... 22
INPUT/OUTPUT PIN EQUIVALENT CIRCUIT DIAGRAM ..... 23
- TYPICAL APPLICATION CIRCUIT ..... 26
- TYPICAL APPLICATION CIRCUIT ..... 27
- APPLICATION NOTE ..... 30
- REFERENCE DATA ..... 39
- USAGE PRECAUTION ..... 41
- ORDERING INFORMATION ..... 41
- EV BOARD ORDERING INFORMATION ..... 41
- RoHS COMPLIANCE INFORMATION OF LEAD (Pb) FREE VERSION ..... 41
- MARKING FORMAT (LEAD FREE VERSION) ..... 42
- LABELING SAMPLE (LEAD FREE VERSION) ..... 43
- MB39A134PFT-IDE1 RECOMMENDED CONDITIONS OF MOISTURE SENSITIVITY LEVEL ..... 44
PACKAGE DIMENSION ..... 45


## FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

## North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.
1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

## Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany
Tel: +49-6103-690-0 Fax: +49-6103-690-122
http://emea.fujitsu.com/microelectronics/

## Korea

FUJITSU MICROELECTRONICS KOREA LTD.
206 KOSMO TOWER, 1002 Daechi-Dong,
Kangnam-Gu,Seoul 135-280
Korea
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111
http://www.fmk.fujitsu.com/

Asia Pacific<br>FUJITSU MICROELECTRONICS ASIA PTE LTD.<br>151 Lorong Chuan, \#05-08 New Tech Park,<br>Singapore 556741<br>Tel: +65-6281-0770 Fax: +65-6281-0220<br>http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.
Rm.3102, Bund Center, No. 222 Yan An Road(E),
Shanghai 200002, China
Tel: +86-21-6335-1560 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fmc/
FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.
10/F., World Commerce Centre, 11 Canton Road
Tsimshatsui, Kowloon
Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fmc/tw

[^0]
[^0]:    All Rights Reserved.
    The contents of this document are subject to change without notice.
    Customers are advised to consult with sales representatives before ordering.
    The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.
    FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.
    Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
    The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
    Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
    Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
    Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.
    The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

