# Preliminary Information

# Single Intelligent High-Current Self-Protected Silicon High-Side Switch (2.0 m $\Omega$ )

The 33982 is a self-protected silicon 2.0 m $\Omega$  high-side switch used to replace electromechanical relays, fuses, and discrete devices in power management applications. The 33982 is designed for harsh environments, and it includes self-recovery features. The device is suitable for loads with high inrush current, as well as motors and all types of resistive and inductive loads.

Programming, control, and diagnostics are implemented via the Serial Peripheral Interface (SPI). A dedicated parallel input is available for alternate and pulse width modulation (PWM) control of the output. SPI programmable fault trip thresholds allow the device to be adjusted for optimal performance in the application.


The 33982 is packaged in a power-enhanced 12 x 12 PQFN package with exposed tabs.

#### **Features**

- Single 2.0 m $\Omega$  Max High-Side Switch with Parallel Input or SPI Control
- 6.0~V to 27 V Operating Voltage with Standby Currents <  $5.0~\mu A$
- Output Current Monitoring Output with Two SPI-Selectable Current
- SPI Control of Overcurrent Limit, Overcurrent Fault Blanking Time, Output-OFF Open Load Detection, Output ON/OFF Control, Watchdog Timeout, Slew Rates, and Fault Status Reporting
- SPI Status Reporting of Overcurrent, Open and Shorted Loads, Overtemperature Shutdown, Undervoltage and Overvoltage Shutdown, Fail-Safe Terminal Status, and Program Status
- Enhanced 16 V Reverse Polarity V<sub>PWR</sub> Protection


33982

# SINGLE HIGH-SIDE SWITCH **2.0** m $\Omega$



#### ORDERING INFORMATION

Device	Temperature Range (T <sub>A</sub> )	Package
MC33982PNA/R2	-40°C to 125°C	16 PQFN











Figure 1. 33982 Simplified Internal Block Diagram

# **Transparent Top View of Package**



## **TERMINAL FUNCTION DESCRIPTION**

Terminal	Terminal Name	Formal Name	Definition
1	CSNS	Output Current Monitoring	This terminal is used to output a current proportional to the high-side output current and used externally to generate a ground-referenced voltage for the microcontroller to monitor output current.
2	WAKE	Wake	This terminal is used to input a logic [1] signal in order to enable the watchdog timer function. An internal clamp protects this terminal from high damaging voltages when the output is current limited with an external resistor. This input has an internal passive pull-down.
3	RST	Reset (Active Low)	This input terminal is used to initialize the device configuration and fault registers, as well as place the device in a low current sleep mode. The terminal also starts the watchdog timer when transitioning from logic LOW to logic HIGH. This terminal should not be allowed to be logic HIGH until $V_{DD}$ is in regulation. This terminal has an internal passive pull-down.
4	IN	Serial Input	The Input terminal is used to directly control the output. This input has an internal active pull-down and requires CMOS logic levels. This input may be configured via SPI.
5	FS	Fault Status (Active Low)	This is an open drain configured output requiring an external pull-up resistor to V <sub>DD</sub> for fault reporting. When a device fault condition is detected, this terminal is active LOW. Specific device diagnostic faults are reported via the SPI SO terminal.
6	FSI	Fail-Safe Input	The value of the resistance connected between this terminal and ground determines the state of the output after a watchdog timeout occurs. Depending on the resistance value, either the output is OFF or ON. When the FSI terminal is connected to GND, the watchdog circuit and fail-safe operation are disabled. This terminal incorporates an active internal pull-up.
7	<u>CS</u>	Chip Select (Active Low)	This is an input terminal connected to a chip select output of a master microcontroller (MCU). The MCU determines which device is addressed (selected) to receive data by pulling the $\overline{\text{CS}}$ terminal of the selected device logic LOW, enabling SPI communication with the device. Other <i>unselected</i> devices on the serial link having their $\overline{\text{CS}}$ terminals pulled up logic HIGH disregard the SPI communication data sent.
8	SCLK	Serial Clock	This input terminal is connected to the MCU providing the required bit shift clock for SPI communication. It transitions one time per bit transferred at an operating frequency, $f_{\rm SPI}$ , defined by the communication interface. The 50 percent duty cycle CMOS-level serial clock signal is idle between command transfers. The signal is used to shift data into and out of the device.

# **TERMINAL FUNCTION DESCRIPTION (continued)**

Terminal	Terminal Name	Formal Name	Definition
9	SI	Serial Input	This is a command data input terminal connected to the SPI Serial Data Output of the MCU or to the SO terminal of the previous device in a daisy chain of devices. The input requires CMOS logic level signals and incorporates an internal active pull-down. Device control is facilitated by the input's receiving the MSB first of a serial 8-bit control command. The MCU ensures data is available upon the falling edge of SCLK. The logic state of SI present upon the rising edge of SCLK loads that bit command into the internal command shift register.
10	V <sub>DD</sub>	Digital Drain Voltage (Power)	This is an external voltage input terminal used to supply power to the SPI circuit. In the event $V_{DD}$ is lost, an internal supply provides power to a portion of the logic, ensuring limited functionality of the device.
11	SO	Serial Output	This is an output terminal connected to the SPI Serial Data Input terminal of the MCU or to the SI terminal of the next device in a daisy chain of devices. This output will remain tri-stated (high impedance OFF condition) so long as the $\overline{\text{CS}}$ terminal of the device is logic HIGH. SO is only active when the $\overline{\text{CS}}$ terminal of the device is asserted logic LOW. The generated SO output signals are CMOS logic levels. SO output data is available on the falling edge of SCLK and transitions immediately on the rising edge of SCLK.
12	NC	No Connect	This terminal may not be connected.
13	GND	Ground	This terminal is the ground for the logic and analog circuitry of the device.
14	$V_{PWR}$	Positive Power Supply	This terminal connects to the positive power supply and is the source input of operational power for the device. The $V_{PWR}$ terminal is a backside surface mount tab of the package.
15, 16	HS	High-Side Output	Protected high-side power output to the load. Output terminals must be connected in parallel for operation.

#### **MAXIMUM RATINGS**

All voltages are with respect to ground unless otherwise noted.

Rating	Symbol	Value	Unit
Operating Voltage Range Steady-State	V <sub>PWR</sub>	-16 to 41	V
Steady-State		-10 (0 41	
V <sub>DD</sub> Supply Voltage	V <sub>DD</sub>	0 to 5.5	V
Input/Output Voltage (Note 1)	V <sub>IN</sub> , RST, FSI, CSNS, SI, SCLK, CS, FS	-0.3 to 7.0	V
SO Output Voltage (Note 1)	V <sub>SO</sub>	-0.3 to V <sub>DD</sub> +0.3	V
WAKE Input Clamp Current	I <sub>CL(WAKE)</sub>	2.5	mA
CSNS Input Clamp Current	I <sub>CL(CSNS)</sub>	10	mA
Output Current (Note 2)	Гоит	60	А
Output Clamp Energy (Note 3)	E <sub>CL</sub>	1.5	J
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
Operating Junction Temperature	T <sub>J</sub>	-40 to 150	°C
Thermal Resistance (Note 4)  Junction to Case  Junction to Ambient	R <sub>θJC</sub> R <sub>θJA</sub>	<1.0 20	°C/W
ESD Voltage Human Body Model (Note 5) Machine Model (Note 6)	V <sub>ESD1</sub> V <sub>ESD2</sub>	±2000 ±200	V
Terminal Soldering Temperature (Note 7)	T <sub>SOLDER</sub>	240	°C

- 1. Exceeding voltage limits on IN, RST, FSI, CSNS, SI, SO, SCLK, CS, or FS terminals may cause a malfunction or permanent damage to the device
- 2. Continuous high-side output current rating so long as maximum junction temperature is not exceeded. Calculation of maximum output current using package thermal resistance is required.
- 3. Active clamp energy using single-pulse method (L = 16 mH,  $R_L$  = 0,  $V_{PWR}$  = 12 V,  $T_J$  = 150°C).
- 4. Device mounted on a 2s2p test board according to JEDEC JESD51-2.
- 5. ESD1 testing is performed in accordance with the Human Body Model ( $C_{ZAP}$  = 100 pF,  $R_{ZAP}$  = 1500  $\Omega$ ).
- 6. ESD2 testing is performed in accordance with the Machine Model ( $C_{ZAP}$  = 200 pF,  $R_{ZAP}$  = 0  $\Omega$ ) and in accordance with the system module specification with a capacitor > 0.01  $\mu$ F connected from HS to GND.
- 7. Terminal soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.

#### STATIC ELECTRICAL CHARACTERISTICS

Characteristics noted under conditions 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER INPUT					
Battery Supply Voltage Range	$V_{PWR}$				V
Full Operational		6.0	-	27	
V <sub>PWR</sub> Operating Supply Current	I <sub>PWR(ON)</sub>				mA
Output ON, I <sub>OUT</sub> = 0 A		-	_	20	
V <sub>PWR</sub> Supply Current	I <sub>PWR(SBY)</sub>				mA
Output OFF, Open Load Detection Disabled, WAKE > $0.7 V_{DD}$ ,				5.0	
RST = V <sub>LOGIC</sub> HIGH		_	_	5.0	
Sleep State Supply Current (V <sub>PWR</sub> < 14 V, <del>RST</del> < 0.5 V, WAKE < 0.5 V)	I <sub>PWR(SLEEP)</sub>				μА
$T_J = 25^{\circ}C$		_	_	10	
$T_J = 85^{\circ}C$		_	_	50	
V <sub>DD</sub> Supply Voltage	V <sub>DD(ON)</sub>	4.5	5.0	5.5	V
V <sub>DD</sub> Supply Current	I <sub>DD(ON)</sub>				mA
No SPI Communication		_	_	1.0	
3.0 MHz SPI Communication		_	_	5.0	
V <sub>DD</sub> Sleep State Current	I <sub>DD(SLEEP)</sub>	-	_	5.0	μА
Overvoltage Shutdown	V <sub>PWR(ON)</sub>	28	32	36	V
Overvoltage Shutdown Hysteresis	V <sub>PWR(OVHYS)</sub>	0.2	0.8	1.5	V
Undervoltage Output Shutdown (Note 8)	V <sub>PWR(UV)</sub>	5.0	5.5	6.0	V
Undervoltage Hysteresis (Note 9)	V <sub>PWR(UVHYS)</sub>	_	0.25	-	V
Undervoltage Power-ON Reset	V <sub>PWR(UVPOR)</sub>	-	_	5.0	V

- 8. Output will automatically recover to instructed state when V<sub>PWR</sub> voltage is restored to normal so long as the V<sub>PWR</sub> degradation level did not go below the undervoltage power-ON reset threshold. This applies to all internal device logic that is supplied by V<sub>PWR</sub> and assumes that the external V<sub>DD</sub> supply is within specification.
- 9. This applies when the undervoltage fault is not latched (IN = 0).

# STATIC ELECTRICAL CHARACTERISTICS (continued)

Characteristics noted under conditions 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER OUTPUT					•
Output Drain-to-Source ON Resistance (I <sub>OUT</sub> = 30 A, T <sub>J</sub> = 25°C)	R <sub>DS(ON)25</sub>				mΩ
V <sub>PWR</sub> = 6.0 V		_	_	3.0	
V <sub>PWR</sub> = 10 V		_	_	2.0	
V <sub>PWRR</sub> = 13 V		-	_	2.0	
Output Drain-to-Source ON Resistance (I <sub>OUT</sub> = 30 A, T <sub>J</sub> = 150°C)	R <sub>DS(ON)150</sub>				mΩ
V <sub>PWR</sub> = 6.0 V		_	_	5.1	
V <sub>PWR</sub> = 10 V		_	_	3.4	
V <sub>PWR</sub> = 13 V		-	-	3.4	
Output Source-to-Drain ON Resistance (I <sub>OUT</sub> = 30 A, T <sub>J</sub> = 25°C) (Note 10)	R <sub>DS(ON)</sub>				mΩ
$V_{PWR} = -12 V$		-	2.0	4.0	
Output Overcurrent High Detection Levels (9.0 V ≤ V <sub>PWR</sub> ≤ 16 V)					Α
SOCH = 0	I <sub>OCH0</sub>	120	150	180	
SOCH = 1	I <sub>OCH1</sub>	80	100	120	
Overcurrent Low Detection Levels (SOCL[2:0])					Α
000	I <sub>OCL0</sub>	41	50	59	
001	I <sub>OCL1</sub>	36	45	54	
010	I <sub>OCL2</sub>	32	40	48	
011	I <sub>OCL3</sub>	29	35	41	
100	I <sub>OCL4</sub>	25	30	35	
101	I <sub>OCL5</sub>	20	25	30	
110	I <sub>OCL6</sub>	16	20	24	
111	I <sub>OCL7</sub>	12	15	18	
Current Sense Ratio (9.0 V $\leq$ V <sub>PWR</sub> $\leq$ 16 V, CSNS $\leq$ 4.5 V)					
DICR D2 = 0	C <sub>SR0</sub>	_	1/5400	_	
DICR D2 = 1	C <sub>SR1</sub>	-	1/40000	-	
Current Sense Ratio (C <sub>SR0</sub> ) Accuracy	C <sub>SR0_ACC</sub>				%
Output Current		-20		20	
10 A		-20 -14	_	20 14	
20 A		-13	_	13	
25 A		-12	_	12	
30 A 40 A		-13	_	13	
50 A		-13	_	13	

#### Notes

10. Source-Drain ON Resistance (Reverse Drain-to-Source ON Resistance) with negative polarity V<sub>PWR</sub>.

# STATIC ELECTRICAL CHARACTERISTICS (continued)

Characteristics noted under conditions  $4.5 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 6.0 \text{ V} \le V_{PWR} \le 27 \text{ V}, -40 ^{\circ}\text{C} \le T_{J} \le 150 ^{\circ}\text{C}$  unless otherwise noted. Typical values noted reflect the approximate parameter mean at  $T_{A}$  = 25  $^{\circ}\text{C}$  under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER OUTPUT (continued)	<u>.</u>				
Current Sense Ratio (C <sub>SR1</sub> ) Accuracy	C <sub>SR1_ACC</sub>				%
Output Current					
10 A		-25	_	25	
20 A		-19	_	19	
25 A		-18	_	18	
30 A		-17	_	17	
40 A		-18	_	18	
50 A		-18	_	18	
Maximum Current Sense Clamp Voltage	V <sub>CL(MAXCSNS)</sub>				V
I <sub>CSNS</sub> = 15 mA		4.5	6.0	7.0	
Open Load Detection Current (Note 11)	I <sub>OLDC</sub>	30	-	100	μА
Output Fault Detection Threshold	V <sub>OLD(THRES)</sub>				V
Output Programmed OFF	025(25)	2.0	3.0	4.0	
Output Negative Clamp Voltage	$V_{CL}$				V
$0.5 \text{ A} \leq$ = $I_{OUT} \leq$ = 2.0 A, Output OFF		-20	_	_	
Overtemperature Shutdown (Note 12)	T <sub>SD</sub>				°C
T <sub>A</sub> = 125°C, Output OFF		160	175	190	
Overtemperature Shutdown Hysteresis (Note 12)	T <sub>SD(HYS)</sub>	5.0	_	20	°C

- 11. Output OFF Open Load Detection Current is the current required to flow through the load for the purpose of detecting the existence of an open load condition when the specific output is commanded OFF.
- 12. Guaranteed by process monitoring. Not production tested.

# STATIC ELECTRICAL CHARACTERISTICS (continued)

Characteristics noted under conditions 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
CONTROL INTERFACE				-	•
Input Logic High Voltage (Note 13)	V <sub>IH</sub>	0.7V <sub>DD</sub>	_	_	V
Input Logic Low Voltage (Note 13)	V <sub>IL</sub>	_	-	0.2V <sub>DD</sub>	V
Input Logic Voltage Hysteresis (Note 14)	V <sub>IN(HYS)</sub>	100	350	750	mV
Input Logic Pull-Down Current (SCLK, IN, SI)	I <sub>DWN</sub>	5.0	-	20	μА
RST Input Voltage Range	V <sub>RST</sub>	4.5	5.0	5.5	V
SO, FS Tri-State Capacitance (Note 15)	C <sub>SO</sub>	-	_	20	pF
Input Logic Pull-Down Resistor (RST) and WAKE	I <sub>DWN</sub>	100	200	400	kΩ
Input Capacitance (Note 15)	C <sub>IN</sub>	_	4.0	12	pF
WAKE Input Clamp Voltage (Note 16) $I_{\text{CL(WAKE)}} < 2.5 \text{ mA}$	V <sub>CL(WAKE)</sub>	7.0	-	14	V
WAKE Input Forward Voltage I <sub>CL(WAKE)</sub> = -2.5 mA	V <sub>F(WAKE)</sub>	-2.0	-	-0.3	V
SO High-State Output Voltage I <sub>OH</sub> = 1.0 mA	V <sub>SOH</sub>	0.8V <sub>DD</sub>	-	_	V
FS, SO Low-State Output Voltage  I <sub>OL</sub> = -1.6 mA	V <sub>SOL</sub>	-	0.2	0.4	V
SO Tri-State Leakage Current  CS ≥ 0.7 V <sub>DD</sub>	I <sub>SO(LEAK)</sub>	-5.0	0	5.0	μА
Input Logic Pull-Up Current (Note 17)  CS, V <sub>IN</sub> > 0.7V <sub>DD</sub>	I <sub>UP</sub>	5.0	-	20	μА
FSI Input Pin External Pull-Down Resistance FSI Disabled, HS Indeterminate FSI Enabled, HS OFF	RFS RFSdis RFSoff	- 6.0	0 10	1.0 14	kΩ

- 13. Upper and lower logic threshold voltage range applies to SI,  $\overline{\text{CS}}$ , SCLK,  $\overline{\text{RST}}$ , IN, and WAKE input signals. The WAKE and  $\overline{\text{RST}}$  signals may be supplied by a derived voltage reference to V<sub>PWR</sub>.
- 14. Parameter is guaranteed by process monitoring but is not production tested.
- 15. Input capacitance of SI,  $\overline{\text{CS}}$ , SCLK,  $\overline{\text{RST}}$ , and WAKE. This parameter is guaranteed by process monitoring but is not production tested.
- 16. The current must be limited by a series resistance when using voltages > 7.0 V.
- 17. Pull-up current is with  $\overline{\text{CS}}$  OPEN.  $\overline{\text{CS}}$  has an active internal pull-up to  $V_{DD}$ .

#### **DYNAMIC ELECTRICAL CHARACTERISTICS**

Characteristics noted under conditions 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER OUTPUT TIMING				•	
Output Rising Slow Slew Rate A (DICR D3 = 0) (Note 18) 9.0 V < V <sub>PWR</sub> < 16 V	SR <sub>RA_SLOW</sub>	0.2	0.6	1.2	V/μs
Output Rising Slow Slew Rate B (DICR D3 = 0) (Note 19) $9.0 \text{ V} < \text{V}_{\text{PWR}} < 16 \text{ V}$	SR <sub>RB_SLOW</sub>	0.03	0.1	0.3	V/μs
Output Rising Fast Slew Rate A (DICR D3 = 1) (Note 18) 9.0 V < V <sub>PWR</sub> < 16 V	SR <sub>RA_FAST</sub>	0.4	1.0	4.0	V/μs
Output Rising Fast Slew Rate B (DICR D3 = 1) (Note 19) 9.0 V < V <sub>PWR</sub> < 16 V	SR <sub>RB_FAST</sub>	0.03	0.1	1.2	V/μs
Output Falling Slow Slew Rate A (DICR D3 = 0) (Note 18) 9.0 V < V <sub>PWR</sub> < 16 V	SR <sub>FA_SLOW</sub>	0.2	0.6	1.2	V/μs
Output Falling Slow Slew Rate B (DICR D3 = 0) (Note 19) 9.0 V < V <sub>PWR</sub> < 16 V	SR <sub>FB_SLOW</sub>	0.03	0.1	0.3	V/μs
Output Falling Fast Slew Rate A (DICR D3 = 1) (Note 18) 9.0 V < V <sub>PWR</sub> < 16 V	SR <sub>FA_FAST</sub>	0.8	2.0	4.0	V/μs
Output Falling Fast Slew Rate B (DICR D3 = 1) (Note 19) 9.0 V < V <sub>PWR</sub> < 16 V	SR <sub>FB_FAST</sub>	0.1	0.35	1.2	V/μs

- 18. Rise and Fall Slew Rates A measured across a 5.0  $\Omega$  resistive load at high-side output = 0.5 V to V<sub>PWR</sub>-3.5 V. These parameters are guaranteed by process monitoring.
- Rise and Fall Slow Slew Rates B measured across a 5.0 Ω resistive load at high-side output = 0.5 V to V<sub>PWR</sub>-3.5 V. These parameters are guaranteed by process monitoring.

# **DYNAMIC ELECTRICAL CHARACTERISTICS (continued)**

Characteristics noted under conditions 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER OUTPUT TIMING (continued)				1	
Output Turn-ON Delay Time in Fast/Slow Slew Rate (Note 20)	t <sub>DLY(ON)</sub>				μS
DICR = 0, DICR = 1		1.0	18	100	
Output Turn-OFF Delay Time in Slow Slew Rate Mode (Note 21)	t <sub>DLY_SLOW(OFF)</sub>				μS
DICR = 0		20	230	500	
Output Turn-OFF Delay Time in Fast Slew Rate Mode (Note 21)	t <sub>DLY_FAST(OFF)</sub>				μS
DICR = 1		10	60	200	
Direct Input Switching Frequency (DICR D3 = 0)	f <sub>PWM</sub>	-	300	_	Hz
Overcurrent Detection Blanking Time (OCLT[1:0])					ms
00	t <sub>OCL0</sub>	108	155	202	
01	t <sub>OCL1</sub>	7.0	10	13	
10	t <sub>OCL2</sub>	8.0	1.2	1.6	
11	t <sub>OCL3</sub>	0.08	0.15	0.25	
Overcurrent High Detection Blanking Time	t <sub>OCH</sub>	1.0	10	20	μS
CS to CSNS Valid Time (Note 22)	CNS <sub>VAL</sub>	-	_	10	μS
Output Switching Delay Time (OSD[2:0])					ms
000	t <sub>OSD0</sub>	_	0	_	
001	t <sub>OSD1</sub>	52	75	95	
010	t <sub>OSD2</sub>	105	150	195	
011	t <sub>OSD3</sub>	157	225	293	
100	t <sub>OSD4</sub>	210	300	390	
101	t <sub>OSD5</sub>	262	375	488	
110	t <sub>OSD6</sub>	315	450	585	
111	t <sub>OSD7</sub>	367	525	683	
Watchdog Timeout (WD[1:0]) (Note 23)					ms
00	t <sub>WDTO0</sub>	434	620	806	
01	t <sub>WDTO1</sub>	207	310	403	
10	t <sub>WDTO2</sub>	1750	2500	3250	
11	t <sub>WDTO3</sub>	875	1250	1625	

- 20. Turn-ON delay time measured from rising edge of any signal (IN, SCLK,  $\overline{\text{CS}}$ ) that would turn the output ON to  $V_{OUT}$  = 0.5 V with  $R_L$  = 5.0  $\Omega$  resistive load.
- 21. Turn-OFF delay time measured from falling edge of any signal (IN, SCLK,  $\overline{\text{CS}}$ ) that would turn the output OFF to V<sub>OUT</sub> = V<sub>PWR</sub>-0.5 V with R<sub>L</sub> = 5.0  $\Omega$  resistive load.
- 22. Time necessary for the CSNS to be within ±5% of the targeted value.
- 23. Watchdog timeout delay measured from the rising edge of WAKE to RST from a sleep state condition to output turn-ON with the output driven OFF and FSI floating. The values shown are for WDR setting of [00]. The accuracy of two consistent for all configured watchdog timeouts.

## **DYNAMIC ELECTRICAL CHARACTERISTICS (continued)**

Characteristics noted under conditions  $4.5 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ ,  $6.0 \text{ V} \le \text{V}_{PWR} \le 27 \text{ V}$ ,  $-40^{\circ}\text{C} \le \text{T}_{J} \le 150^{\circ}\text{C}$  unless otherwise noted. Typical values noted reflect the approximate parameter mean at  $\text{T}_{A}$  =  $25^{\circ}\text{C}$  under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
SPI INTERFACE CHARACTERISTICS					
Recommended Frequency of SPI Operation	f <sub>SPI</sub>	_	_	3.0	MHz
Required Low State Duration for RST (Note 24)	t <sub>WRST</sub>	_	50	167	ns
Rising Edge of CS to Falling Edge of CS (Required Setup Time) (Note 25)	t <sub>CS</sub>	-	_	300	ns
Rising Edge of RST to Falling Edge of CS (Required Setup Time) (Note 25)	t <sub>ENBL</sub>	-	_	5.0	μS
Falling Edge of $\overline{\text{CS}}$ to Rising Edge of SCLK (Required Setup Time) (Note 25)	t <sub>LEAD</sub>	-	50	167	ns
Required High State Duration of SCLK (Required Setup Time) (Note 25)	t <sub>WSCLKh</sub>	-	-	167	ns
Required Low State Duration of SCLK (Required Setup Time) (Note 25)	t <sub>WSCLKI</sub>	-	-	167	ns
Falling Edge of SCLK to Rising Edge of $\overline{\text{CS}}$ (Required Setup Time) (Note 25)	t <sub>LAG</sub>	-	50	167	ns
SI to Falling Edge of SCLK (Required Setup Time) (Note 26)	t <sub>SI(SU)</sub>	-	25	83	ns
Falling Edge of SCLK to SI (Required Setup Time) (Note 26)	t <sub>SI(HOLD)</sub>	-	25	83	ns
SO Rise Time	t <sub>RSO</sub>				ns
C <sub>L</sub> = 200 pF		_	25	50	
SO Fall Time	t <sub>FSO</sub>				ns
C <sub>L</sub> = 200 pF		_	25	50	
SI, CS, SCLK, Incoming Signal Rise Time (Note 26)	t <sub>RSI</sub>	_	_	50	ns
SI, <del>CS</del> , SCLK, Incoming Signal Fall Time (Note 26)	t <sub>FSI</sub>	-	_	50	ns
Time from Falling Edge of CS to SO Low Impedance (Note 27)	t <sub>SO(EN)</sub>	-	-	145	ns
Time from Rising Edge of CS to SO High Impedance (Note 28)	t <sub>SO(DIS)</sub>	_	65	145	ns
Time from Rising Edge of SCLK to SO Data Valid (Note 29)	t <sub>VALID</sub>				ns
$0.2 \text{ V}_{DD} \leq \text{SO} \geq 0.8 \text{ V}_{DD}, \text{ C}_{L}$ = 200 pF		_	65	105	

- 24. RST low duration measured with outputs enabled and going to OFF or disabled condition.
- 25. Maximum setup time required for the 33982 is the minimum guaranteed time needed from the microcontroller.
- 26. Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
- 27. Time required for output status data to be available for use at SO. 1.0 k $\Omega$  on pull-up on  $\overline{\text{CS}}$ .
- 28. Time required for output status data to be terminated at SO. 1.0 k $\Omega$  on pull-up on  $\overline{\text{CS}}$ .
- 29. Time required to obtain valid data out from SO following the rise of SCLK.

# **Timing Diagrams**




Figure 2. Output Slew Rate and Time Delays




Figure 3. Overcurrent Shutdown




Figure 4. Overcurrent Low and High Detection




Figure 5. Input Timing Switching Characteristics




Figure 6. SCLK Waveform and Valid SO Data Delay Time

## SYSTEM/APPLICATION INFORMATION

## INTRODUCTION

The 33982 is a self-protected silicon 2.0 m $\Omega$  high-side switch used to replace electromechanical relays, fuses, and discrete devices in power management applications. The 33982 is designed for harsh environments, and it includes self-recovery features. The device is suitable for loads with high inrush current, as well as motors and all types of resistive and inductive loads.

Programming, control, and diagnostics are implemented via the Serial Peripheral Interface (SPI). A dedicated parallel input is available for alternate and pulse width modulation (PWM) control of the output. SPI programmable fault trip thresholds allow the device to be adjusted for optimal performance in the application.

The 33982 is packaged in a power-enhanced 12 x 12 PQFN package with exposed tabs.

## **FUNCTIONAL DESCRIPTION**

## **SPI Protocol Description**

The SPI interface has a full duplex, three-wire synchronous data transfer with four I/O lines associated with it: Serial Clock ( $\underline{SCLK}$ ), Serial Input (SI), Serial Output (SO), and Chip Select ( $\underline{CS}$ ).

The SI/SO terminals of the 33982 follow a first-in first-out (D7/D0) protocol with both input and output words transferring the most significant bit (MSB) first. All inputs are compatible with 5.0 V CMOS logic levels.

The SPI lines perform the following functions:

## Serial Clock (SCLK)

The SCLK terminal clocks the internal shift registers of the 33982 device. The serial input terminal (SI) accepts data into the input shift register on the falling edge of the SCLK signal while the serial output terminal (SO) shifts data information out of the SO line driver on the rising edge of the SCLK signal. It is important that the SCLK terminal be in a logic LOW state whenever  $\overline{\text{CS}}$  makes any transition. For this reason, it is recommended that the SCLK terminal be in a logic [0] state whenever the device is not accessed ( $\overline{\text{CS}}$  logic [1] state). SCLK has an internal pull-down, I $_{\text{DWN}}$ . When  $\overline{\text{CS}}$  is logic [1], signals at the SCLK and SI terminals are ignored and SO is tri-stated (high impedance). (See Figure 7 and Figure 8 on page 16.)

#### Serial Interface (SI)

This is a serial interface (SI) command data input terminal. SI instruction is read on the falling edge of SCLK. An 8-bit stream


of serial data is required on the SI terminal, starting with D7 to D0. The internal registers of the 33982 are configured and controlled using a 4-bit addressing scheme, as shown in <u>Table 1</u>, page 16. Register addressing and configuration are described in <u>Table 2</u>, page 17. The SI input has an internal pulldown, I<sub>DWN</sub>.

## Serial Output (SO)

The SO terminal is a tri-stateable output from the shift register. The SO terminal remains in a high-impedance state until the  $\overline{\text{CS}}$  terminal is put into a logic [0] state. The SO data is capable of reporting the status of the output, the device configuration, and the state of the key inputs. The SO terminal changes states on the rising edge of SCLK and reads out on the falling edge of SCLK. Fault and input status descriptions are provided in Table 8, page 19.

# Chip Select (CS)


The  $\overline{\text{CS}}$  terminal enables communication with the master microcontroller (MCU). When this terminal is in a logic [0] state, the device is capable of transferring information to and receiving information from the MCU. The 33982 latches in data from the input shift registers to the addressed registers on the rising edge of  $\overline{\text{CS}}$ . The device transfers status information from the power output to the shift register on the falling edge of  $\overline{\text{CS}}$ . The SO output driver is enabled when  $\overline{\text{CS}}$  is logic [0].  $\overline{\text{CS}}$  should transition from a logic [1] to a logic [0] state only when SCLK is a logic [0].  $\overline{\text{CS}}$  has an internal pull-up, I<sub>IIP</sub>.



Notes 1. RST is a logic [1] state during the above operation.

- 2. D7-D0 relate to the most recent ordered entry of data into the device.
- 3. OD7-OD0 relate to the first 8 bits of ordered fault and status data out of the device.

Figure 7. Single 8-Bit Word SPI Communication



- Notes 1.  $\overline{RST}$  is a logic [1] state during the above operation.
  - 2. D7-D0 relate to the most recent ordered entry of data into the device.
  - 3. D7\*-D0\* relate to the previous 8 bits (last command word) of data that was previously shifted into the device.
  - 4. OD7-OD0 relate to the first 8 bits of ordered fault and status data out of the device.

Figure 8. Multiple 8-Bit Word SPI Communication

## **Serial Input Communication**

SPI communication is accomplished using 8-bit messages. A message is transmitted by the MCU starting with the MSB, D7, and ending with the LSB, D0 (<u>Table 1</u>). Each incoming command message on the SI terminal can be interpreted using the following bit assignments: the MSB (D7) is the watchdog bit and in some cases a register address bit; the next three bits, D6–D4, are used to select the command register; and the remaining four bits, D3–D0, are used to configure and control the output and its protection features.

Multiple messages can be transmitted in succession to accommodate those applications where daisy chaining is desirable or to confirm transmitted data as long as the messages are all multiples of eight bits. Any attempt made to latch in a message that is not eight bits will be ignored.

The 33982 has defined registers, which are used to configure the device and to control the state of the output. <u>Table 2</u>, page 17, summarizes the SI registers. The registers are addressed via D6–D4 of the incoming SPI word (<u>Table 1</u>).

Table 1. SI Message Bit Assignment

Bit Sig	SI Msg Bit	Message Bit Description
MSB	D7	Watchdog in: toggled to satisfy watchdog requirements; also used as a register address bit.
	D6-D4	Register address bits.
	D3-D1	Used to configure the inputs, outputs, and the device protection features and SO status content.
LSB	D0	Used to configure the inputs, outputs, and the device protection features and SO status content.

Table 2. Serial Input Address and Configuration Bit Map

SI	Serial Input Data										
Register	D7	D6	D5	D4	D3	D2	D1	D0			
STATR	х	0	0	0	0	SOA2	SOA1	SOA0			
OCR	х	0	0	1	0	0	CSNS EN	IN_SPI			
SOCHLR	х	0	1	0	SOCH	SOCL2	SOCL1	SOCL0			
CDTOLR	х	0	1	1	OL dis	CD dis	OCLT1	OCLT0			
DICR	х	1	0	0	FAST SR	CSNS high	IN dis	A/O			
OSDR	0	1	0	1	0	OSD2	OSD1	OSD0			
WDR	1	1	0	1	0	0	WD1	WD0			
NAR	0	1	1	0	0	0	0	0			
UOVR	1	1	1	0	0	0	UV_dis	OV_dis			
TEST	х	1	1	1	Motorola Internal Use (Test)						

x = Don't care.

## **Device Register Addressing**

The following section describes the possible register addresses and their impact on device operation.

#### Address x000—Status Register (STATR)

The STATR register is used to read the device status and the various configuration register contents without disrupting the device operation or the register contents. The register bits D2, D1, and D0 determine the content of the first eight bits of SO data. In addition to the device status, this feature provides the ability to read the content of the OCR, SOCHLR, CDTOLR, DICR, OSDR, WDR, NAR, and UOVR registers. (Refer to the section entitled Serial Output Communication (Device Status Return Data) beginning on page 18.)

#### Address x001—Output Control Register (OCR)

The OCR register allows the MCU to control the output through the SPI. Incoming message bit D0 (IN\_SPI) reflects the desired states of the high-side output: a logic [1] enables the output switch and a logic [0] turns it OFF. A logic [1] on message bit D1 enables the Current Sense (CSNS) terminal. Bits D2 and D3 must be logic [0]. Bit D7 is used to feed the watchdog if enabled.

# Address x010—Select Overcurrent High and Low Register (SOCHLR)

The SOCHLR register allows the MCU to configure the output overcurrent low and high detection levels, respectively. In addition to protecting the device, this slow blow fuse emulation feature can be used to optimize the load requirements to match system characteristics. Bits D2–D0 are used to set the overcurrent low detection level to one of eight possible levels are shown in <a href="Table 3">Table 3</a>. Bit D3 is used to set the overcurrent high detection level to one of two levels as outlined in <a href="Table 4">Table 4</a>.

**Table 3. Overcurrent Low Detection Levels** 

SOCL2 (D2)	SOCL1 (D1)	SOCL0 (D0)	Overcurrent Low Detection (Amperes)
0	0	0	50
0	0	1	45
0	1	0	40
0	1	1	35
1	0	0	30
1	0	1	25
1	1	0	20
1	1	1	15

**Table 4. Overcurrent High Detection Levels** 

SOCH (D3)	Overcurrent High Detection (Amperes)
0	150
1	100

# Address x011—Current Detection Time and Open Load Register (CDTOLR)

The CDTOLR register is used by the MCU to determine the amount of time the device will allow an overcurrent low condition before output latches OFF occurs. Bits D1 and D0 allow the MCU to select one of four fault blanking times defined in <u>Table 5</u>. Note that these timeouts apply only to the overcurrent low detection levels. If the selected overcurrent high level is reached, the device will latch off within 20  $\mu$ s.

Table 5. Overcurrent Low Detection Blanking Time

OCLT[1:0]	Timing
00	155 ms
01	10 ms
10	1.2 ms
11	150 μs

A logic [1] on bit D2 disables the overcurrent low (CD dis) detection timeout feature. A logic [1] on bit D3 disables the open load (OL) detection feature.

# Address x100—Direct Input Control Register (DICR)

The DICR register is used by the MCU to enable, disable, or configure the direct IN terminal control of the output. A logic [0] on bit D1 will enable the output for direct control by the IN terminal. A logic [1] on bit D1 will disable the output from direct control. While addressing this register, if the input was enabled for direct control, a logic [1] for the D0 bit will result in a Boolean AND of the IN terminal with its corresponding D0 message bit when addressing the OCR register. Similarly, a logic [0] on the D0 terminal will result in a Boolean OR of the IN terminal with

the corresponding message bits when addressing the OCR register.

The DICR register is useful if there is a need to independently turn on and off several loads that are PWM'd at the same frequency and duty cycle with only one PWM signal. This type of operation can be accomplished by connecting the pertinent direct IN terminals of several devices to a PWM output port from the MCU and configuring each of the outputs to be controlled via their respective direct IN terminal. The DICR is then used to Boolean AND the direct IN(s) of each of the outputs with the dedicated SPI bit that also controls the output. Each configured SPI bit can now be used to enable and disable the common PWM signal from controlling its assigned output.

A logic [1] on bit D2 is used to select the high ratio ( $C_{SR1}$ , 1/40000) on the CSNS terminal. The default value [0] is used to select the low ratio ( $C_{SR0}$ , 1/5400). A logic [1] on bit D3 is used to select the high-speed slew rate. The default value [0] corresponds to the low speed slew rate.

## Address 0101—Output Switching Delay Register (OSDR)

The OSDR register is used to configure the device with a programmable time delay that is active during Output On transitions that are initiated via SPI (not via direct input). Whenever the input is commanded to transition from [0] to [1], the output will be held OFF for the time delay configured in the OSDR register.

The programming of the contents of this register has no effect on device Fail-Safe mode operation. The default value of the OSDR register is 000, equating to no delay, since the switching delay time is 0 ms. This feature allows the user a way to minimize inrush currents, or surges, thereby allowing loads to be synchronously switched ON with a single command.

 $\underline{\text{Table 6}} \text{ shows the eight selectable output switching delay times, which range from 0 ms to 525 ms.}$ 

Table 6. Switching Delay

OSD[2:0] (D2, D1, D0)	Timing (ms)
000	0
001	75
010	150
011	225
100	300
101	375
110	450
111	525

# Address 1101—Watchdog Register (WDR)

The WDR register is used by the MCU to configure the watchdog timeout. Watchdog timeout is configured using bits D1 and D0 ( $\underline{\text{Table 7}}$ ). When bits D1and D0 are programmed for the desired watchdog timeout period, the WD bit (D7) should be

toggled as well to ensure that the new timeout period is programmed at the beginning of a new count sequence.

**Table 7. Watchdog Timeout** 

WD[1:0] (D1, D0)	Timing (ms)
00	620
01	310
10	2500
11	1250

## Address 0110-No Action Register (NAR)

The NAR register can be used to no-operation fill SPI data packets in a daisy chain SPI configuration. This allows devices to not be affected by commands being clocked over a daisy-chained SPI configuration, and by toggling the WD bit (D7) the watchdog circuitry will continue to be reset while no programming or data readback functions are being requested from the device.

# Address 1110—Undervoltage/Overvoltage Register (UOVR)

The UOVR register can be used to disable or enable the overvoltage and/or undervoltage protection. By default ([0]), both protections are active. When disabled, an undervoltage or overvoltage condition fault will not be reported in bits D1 and D0 of the output fault register.

#### Address x111—TEST

The TEST register is reserved for test and is not accessible with SPI during normal operation.

# Serial Output Communication (Device Status Return Data)

When the  $\overline{\text{CS}}$  terminal is pulled low, the output status register is loaded. Meanwhile, the data is clocked out MSB- (OD7-) first as the new message data is clocked into the SI terminal. The first eight bits of data clocking out of the SO, and following a  $\overline{\text{CS}}$  transition, are dependant upon the previously written SPI word.

Any bits clocked out of the SO terminal after the first eight will be representative of the initial message bits clocked into the SI terminal since the  $\overline{\text{CS}}$  terminal first transitioned to a logic [0]. This feature is useful for daisy chaining devices as well as message verification.

A valid message length is determined following a CS transition of [0] to [1]. If there is a valid message length, the data is latched into the appropriate registers. A valid message length is a multiple of eight bits. At this time, the SO terminal is tristated and the fault status register is now able to accept new fault status information.

The output status register correctly reflects the status of the STATR-selected register data at the time the  $\overline{CS}$  is pulled to a

logic [0] during SPI communication and/or for the period of time since the last valid SPI communication, with the following exceptions:

- The previous SPI communication was determined to be invalid. In this case, the status will be reported as though the invalid SPI communication never occurred.
- Battery transients below 6.0 V resulting in an undervoltage shutdown of the outputs may result in incorrect data loaded into the status register. The SO data transmitted to the MCU during the first SPI communication following an undervoltage V<sub>PWR</sub> condition should be ignored.

 The RST terminal transition from a logic [0] to [1] while the WAKE terminal is at logic [0] may result in incorrect data loaded into the status register. The SO data transmitted to the MCU during the first SPI communication following this condition should be ignored.

# **Serial Output Bit Assignment**

The eight bits of serial output data depend on the previous serial input message, as explained in the following paragraphs. Table 8 summarizes the SO register content.

**Table 8. Serial Output Bit Map Description** 

Previous STATR D7, D2, D1, D0				Serial Output Returned Data							
SOA3	SOA2	SOA1	SOA0	OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0
Х	0	0	0	WDin	OTF	OCHF	OCLF	OLF	UVF	OVF	FAULT
Х	0	0	1	WDin	0	0	1	0	0	CSNS EN	IN_SPI
Х	0	1	0	WDin	0	1	0	SOCH	SOCL2	SOCL1	SOCL0
Х	0	1	1	WDin	0	1	1	OL dis	CD dis	OCLT1	OCLT0
Х	1	0	0	WDin	1	0	0	Fast SR	CSNS high	IN dis	A/O
0	1	0	1	0	1	0	1	FSM_HS	OSD2	OSD1	OSD0
1	1	0	1	1	1	0	1	0	WDTO	WD1	WD0
0	1	1	0	0	1	1	0	0	IN Terminal	FSI Terminal	WAKE Terminal
1	1	1	0	1	1	1	0	0	0	UV_dis	OV_dis
х	1	1	1	WDin	_	_	-	_	-	_	-

x = Don't care.

Bit OD7 reflects the state of the watchdog bit (D7) addressed during the prior communication. The contents of bits OD[6:0] depend upon the bits D[2:0] from the most recent STATR command SOA[2:0].

## Previous Address SOA[2:0]=000

If the previous three MSBs are 000, bits OD6–OD0 reflect the current state of the fault register (FLTR) (Table 9).

#### Previous Address SOA[2:0]=001

The data in bits OD1 and OD0 contain CSNS EN and IN\_SPI programmed bits, respectively.

# Previous Address SOA[2:0]=010

The data in bit OD3 contain the programmed overcurrent high detection level (refer to <u>Table 4</u>, page 17), and the data in bits OD2, OD1, and OD0 contain the programmed overcurrent low detection levels (refer to <u>Table 3</u>, page 17).

Table 9. Fault Register

OD7	OD6						
Х	OTF	OCHF	OCLF	OLF	UVF	OVF	FAULT

OD7 (x) = Don't care.

OD6 (OTF) = Overtemperature Flag.

OD5 (OCHF) = Overcurrent High Flag. (This fault is latched.)

OD4 (OCLF) = Overcurrent Low Flag. (This fault is latched.)

OD3 (OLF) = Open Load Flag.

OD2 (UVF) = Undervoltage Flag. (This fault is latched or not latched.)

OD1 (OVF) = Overvoltage Flag.

OD0 (FAULT) = This flag reports a fault and is reset by a read operation.

**Note** The FS terminal reports a fault and is reset by a new Switch-ON command (via SPI or direct input IN).

# Previous Address SOA[2:0]=011

The data returned in bits OD1 and OD0 are current values for the overcurrent fault blanking time, illustrated in <u>Table 5</u>, page 17. Bit OD2 reports when the overcurrent detection timeout feature is active. OD3 reports whether the open load circuitry is active.

## Previous Address SOA[2:0]=100

The returned data contain the programmed values in the DICR.

#### Previous Address SOA[2:0]=101

- SOA3 = 0. The returned data contain the programmed values in the OSDR. Bit OD3 (FSM\_HS) reflects the state of the output in the Fail-Safe mode after a watchdog timeout occurs.
- SOA3 = 1. The returned data contain the programmed values in the WDR. Bit OD2 (WDTO) reflects the status of the watchdog circuitry. If WDTO bit is [1], the watchdog has timed out and the device is in Fail-Safe mode. If WDTO is [0], the device is in Normal mode (assuming device is powered and not in the Sleep mode), with the watchdog either enabled or disabled.

#### Previous Address SOA[2:0]=110

 SOA3 = 0. OD2 to OD0 return the state of the IN, FSI, and WAKE terminals, respectively (<u>Table 10</u>).

**Table 10. Terminal Register** 

OD2	OD1	OD0
IN Terminal	FSI Terminal	WAKE Terminal

 SOA3 = 1. The returned data contains the programmed values in the UOVR register. Bit OD1 reflects the state of the undervoltage protection, while bit OD0 reflects the state of the overvoltage protection (refer to <u>Table 8</u>, page 19).

## Previous Address SOA[2:0]=111

Null Data. No previous register Read Back command received, so bits OD2, OD1, and OD0 are null, or 000.

#### **MODES OF OPERATION**

The 33982 has four operating modes. They are Sleep, Normal, Fault, and Fail-Safe. <u>Table 11</u> summarizes details contained in succeeding paragraphs.

Table 11. Fail-Safe Operation and Transitions to Other 33982 Modes

Mode	FS	WAKE	RST	WDTO	Comments
Sleep	х	0	0	х	Device is in Sleep mode. All outputs are OFF.
Normal	1	х	1	No	Normal mode. Watchdog is active if enabled.
Fault	0	1	Х		The device is currently in
	0	х	1	No	fault mode. The faulted output is OFF.
	1	0	1		Watchdog has timed out
	1	1	1		and the device is in Fail- Safe mode. The output is
	1	0	1		as configured with the
Fail- Safe	1	1	0	Yes	RFS resistor connected to FSI. RST and WAKE must be transitioned to logic [0] simultaneously to bring the device out of the Fail-Safe mode or momentarily tied the FSI terminal to ground.

x = Don't care.

## Sleep Mode

The default mode of the 33982 is the Sleep mode. This is the state of the device after first applying battery voltage ( $V_{PWR}$ ), prior to any I/O transitions. This is also the state of the device when the WAKE and  $\overline{RST}$  are both logic [0]. In the Sleep mode, the output and all unused internal circuitry, such as the internal 5.0 V regulator, are off to minimize current draw. In addition, all SPI-configurable features of the device are as if set to logic [0]. The device will transition to the Normal or Fail-Safe operating modes based on the WAKE and  $\overline{RST}$  inputs as defined in Table 11.

#### **Normal Mode**

The 33982 is in Normal mode when:

- V<sub>PWR</sub> is within the normal voltage range.
- RST terminal is logic [1].
- · No fault has occurred.

## Fail-Safe Mode

# Fail-Safe Mode and Watchdog

If the FSI input is not grounded, the watchdog timeout detection is active when either the WAKE or  $\overline{\text{RST}}$  input terminal transitions from logic [0] to [1]. The WAKE input is capable of being pulled up to  $V_{PWR}$  with a series of limiting resistance that limits the internal clamp current.

The watchdog timeout is a multiple of an internal oscillator and is specified in <u>Table 7</u>, page 18. As long as the WD bit (D7) of an incoming SPI message is toggled within the minimum watchdog timeout period (WDTO), based on the programmed value of the WDR the device will operate normally. If an internal watchdog timeout occurs before the WD bit, the device will revert to a Fail-Safe mode until the device is reinitialized.

During the Fail-Safe mode, the output will be ON or OFF depending upon the resistor RFS connected to the FSI terminal, regardless of the state of the various direct inputs and modes (Table 12). In this mode, the SPI register content is retained except for overcurrent high and low detection levels and timing, which are reset to their default value (SOCL, SOCH, OCLT). The watchdog, overvoltage, overtemperature, and overcurrent circuitry (with default value for this one) are fully operational.

Table 12. Output State During Fail-Safe Mode

RFS (kΩ)	High-Side State
0	Fail-Safe Mode Disabled
10	HS OFF
30	HS ON

The Fail-Safe mode can be detected by monitoring the WDTO bit D2 of the WDR register. This bit is logic [1] when the device is in Fail-Safe mode. The device can be brought out of the Fail-Safe mode by transitioning the WAKE and  $\overline{\text{RST}}$  terminals from logic [1] to logic [0] or forcing the FSI terminal to logic [0]. Table 11, page 20, summarizes the various methods for resetting the device from the latched Fail-Safe mode.

If the FSI terminal is tied to GND, the Watchdog fail-safe operation is disabled.

## Loss of V<sub>DD</sub>

If the external 5.0 V supply is not within specification, or even disconnected, all register content is reset. The output can still be driven by the direct input IN. The 33982 uses the battery input to power the output MOSFET-related current sense circuitry and any other internal logic, providing fail-safe device operation with no  $\rm V_{DD}$  supplied. In this state, the watchdog, overvoltage, overtemperature, and overcurrent circuitry are fully operational with default values.

## **Fault Mode**

The 33982 indicates the following faults as they occur by driving the  $\overline{FS}$  terminal to [0]:

- Overtemperature fault
- · Overvoltage and undervoltage fault
- · Open load fault
- · Overcurrent fault (high and low)

The FS terminal will automatically return to [1] when the fault condition is removed, except for overcurrent and in some cases undervoltage.

Fault information is retained in the fault register and is available (and reset) via the SO terminal during the first valid SPI communication (refer to <u>Table 9</u>, page 19).

#### Overtemperature Fault (Non-Latching)

The 33982 incorporates overtemperature detection and shutdown circuitry in the output structure. Overtemperature detection is enabled when the output is in the ON state.

For the output, an overtemperature fault (OTF) condition results in the faulted output turning OFF until the temperature falls below the T<sub>SD(HYS)</sub>. This cycle will continue indefinitely until action is taken by the MCU to shut OFF the output, or until the offending load is removed.

When experiencing this fault, the OTF fault bit will be set in the status register and cleared after either a valid SPI read or a power reset of the device.

#### Overvoltage Fault (Non-Latching)

The 33982 shuts down the output during an overvoltage fault (OVF) condition on the  $V_{PWR}$  terminal. The output remains in the OFF state until the overvoltage condition is removed. When experiencing this fault, the OVF fault bit is set in bit OD1 and cleared after either a valid SPI read or a power reset of the device.

The overvoltage protection and diagnostic can be disabled through SPI (bit OV dis).

## **Undervoltage Shutdown (Latching or Non-Latching)**

The output latches OFF at some battery voltage between 5.0 V and 6.0 V. As long as the  $V_{DD}$  level stays within the normal specified range, the internal logic states within the device will be sustained. This ensures that when the battery level then returns above 6.0 V, the device can be returned to the state that it was in prior to the low  $V_{PWR}$  excursion. Once the output latches OFF, the outputs must be turned OFF and ON again to re-enable them. In the case IN=0, this fault is non-latched.

The undervoltage protection and diagnostic can be disabled through SPI (bit UV dis).

#### **Open Load Fault (Non-Latching)**

The 33982 incorporates open load detection circuitry on the output. Output open load fault (OLF) is detected and reported as a fault condition when the output is disabled (OFF). The open load fault is detected and latched into the status register after the internal gate voltage is pulled low enough to turn OFF the output. The OLF fault bit is set in the status register. If the open load fault is removed, the status register will be cleared after reading the register.

The open load protection can be disabled through SPI (bit OL\_dis).

## **Overcurrent Fault (Latching)**

The 33982 has eight programmable overcurrent low detection levels ( $I_{OCL}$ ) and two programmable overcurrent high detection levels ( $I_{OCH}$ ) for maximum device protection. The two selectable, simultaneously active overcurrent detection levels, defined by  $I_{OCH}$  and  $I_{OCL}$ , are illustrated in Figure 4, page 13. The eight different overcurrent low detection levels ( $I_{OCL0}$ ,  $I_{OCL1}$ ,  $I_{OCL2}$ ,  $I_{OCL3}$ ,  $I_{OCL4}$ ,  $I_{OCL5}$ ,  $I_{OCL6}$ , and  $I_{OCL7}$ ) are likewise illustrated in Figure 4.

If the load current level ever reaches the selected overcurrent low detection level and the overcurrent condition exceeds the programmed overcurrent time period ( $t_{\text{OC}_X}$ ), the device will latch the output OFF.

If at any time the current reaches the selected  $I_{OCH}$  level, then the device will immediately latch the fault and turn OFF the output, regardless of the selected  $t_{OCL}$  driver.

For both cases, the device output will stay off indefinitely until the device is commanded OFF and then ON again.


## **Reverse Battery**

The output survives the application of reverse voltage as low as -16 V. Under these conditions, the output's gate is enhanced to keep the junction temperature less than 150°C. The ON resistance of the output is fairly similar to that in the Normal mode. No additional passive components are required.

#### **Ground Disconnect Protection**

In the event the 33982 ground is disconnected from load ground, the device protects itself and safely turns OFF the output regardless the state of the output at the time of disconnection.

# **PACKAGE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2004

## **HOW TO REACH US:**

**USA/EUROPE/LOCATIONS NOT LISTED:** Motorola Literature Distribution: P.O. Box 5405, Denver, Colorado 80217.

1-303-675-2140 or 1-800-441-2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1 Minami-Azabu. Minato-ku, Tokyo 106-8573 Japan.

81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tao Po, N.T.,

Hong Kong. 852-26668334

**TECHNICAL INFORMATION CENTER: 1-800-521-6274** 

