
GMS90C31/51/31B/51B, GMS97C51 GMS90L31/51/31B/51B, GMS97L51 (Low voltage versions)

- Fully compatible to standard MCS-51 microcontroller
- Versions for 12/24/40 MHz operating frequency (90C31/51)

 Versions for 12/24/33 MHz operating frequency (90C31B/51B, 97C51)

 Low voltage versions are available 12MHz only
- 4K x 8 (EP)ROM
- 128 x 8 RAM
- 64K external program memory space
- 64K external data memory space
- Four 8-bit ports
- Two 16-bit Timers / Counters
- **■** USART
- Five interrupt sources, two priority levels
- Power saving Idle and power down mode
- Quick pulse programming algorithm (in the OTP devices)
- 2-level program memory lock (in the OTP devices)
- 2.7Volt low voltage version available
- P-DIP-40, P-LCC-44, P-MQFP-44 package




Block Diagram

MAY. 1998 1 LG Semicon MCU

GMS90C32/52/32B/52B, GMS97C52 GMS90L32/52/32B/52B, GMS97L52 (Low voltage versions)


- Fully compatible to standard MCS-51 microcontroller
- Versions for 12/24/40 MHz operating frequency (90C32/52)
 Versions for 12/24/33 MHz operating frequency (90C32B/52B, 97C52)
 Low voltage versions are available 12MHz only
- 8K x 8 (EP)ROM
- 256 x 8 RAM
- 64K external program memory space
- 64K external data memory space
- Four 8-bit ports
- Three 16-bit Timers / Counters (Timer2 with up/down counter feature)
- **■** USART
- Six interrupt sources, two priority levels
- Power saving Idle and power down mode
- Quick pulse programming algorithm (in the OTP devices)
- 2-level program memory lock (in the OTP devices)
- 2.7Volt low voltage version available
- P-DIP-40, P-LCC-44, P-MQFP-44 package



Block Diagram

GMS90C54/56/58, GMS97C54/56/58 GMS90L54/56/58, GMS97L54/56/58 (Low voltage versions)

- Fully compatible to standard MCS-51 microcontroller
- Versions for 12/24/33 MHz operating frequency Low voltage versions are available 12MHz only
- 16K/24K/32K bytes (EP)ROM
- 256 x 8 RAM
- 64K external program memory space
- 64K external data memory space
- Four 8-bit ports
- Three 16-bit Timers / Counters (Timer2 with up/down counter feature)
- USART
- One clock output port
- Programmable ALE pin enable / disable
- Six interrupt sources, two priority levels
- Power saving Idle and power down mode
- Quick pulse programming algorithm (in the OTP devices)
- 2-level program memory lock (in the OTP devices)
- 2.7Volt low voltage version available (with 12MHz operating frequency)
- P-DIP-40, P-LCC-44, P-MQFP-44 package



Block Diagram


MAY. 1998 3 LG Semicon MCU

GMS90 series Selection Guide

Operating voltage (V)	(EP)ROM (bytes)	RAM (bytes)	Device	Frequency (MHz)
4.25~5.5	ROM-less	128 128 256 256	GMS90C31 GMS90C31B GMS90C32 GMS90C32B	12/24/40 12/24/33 12/24/40 12/24/33
	4K 4K 8K 8K 16K 24K 32K	128 128 256 256 256 256 256	GMS90C51 GMS90C51B GMS90C52 GMS90C52B *GMS90C54 *GMS90C56 *GMS90C58	12/24/40 12/24/33 12/24/40 12/24/33
	4K OTP 8K OTP 16K OTP 24K OTP 32K OTP	128 256 256 256 256	GMS97C51 GMS97C52 GMS97C54 GMS97C56 GMS97C58	12/24/33
2.7~5.5	ROM-less	128 128 256 256	GMS90L31 GMS90L31B GMS90L32 GMS90L32B	12
	4K 4K 8K 8K 16K 24K 32K	128 128 256 256 256 256 256	GMS90L51 GMS90L51B GMS90L52 GMS90L52B *GMS90L54 *GMS90L56 *GMS90L58	12
	4K OTP 8K OTP 16K OTP 24K OTP 32K OTP	128 256 256 256 256 256	GMS97L51 GMS97L52 GMS97L54 GMS97L56 GMS97L58	12


Note) *: Under development

44-PLCC Pin Configuration (top view)




MAY. 1998 5 LG Semicon MCU


40-PDIP Pin Configuration (top view)



44-MQFP Pin Configuration (top view)



MAY. 1998 7 LG Semicon MCU



Logic Symbol

Pin Definitions and Functions

Symbol		Pin Number		Input/	Function
Syllibol	P-LCC-44	P-DIP-40	P-MQFP-44	Output	Function
P1.0 - P1.7	2-9	1-8	40-44, 1-3	I/O	Port1 Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-up resistors and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the pulls-ups (I _{IL} , in the DC characteristics). Pins P1.0 and P1.1 also. Port1 also receives the low-order address byte during program memory verification. Port1 also serves alternate functions of Timer 2.
	2 3	1 2	40 41		P1.0 / T2 : Timer/counter 2 external count input P1.1 / T2EX : Timer/counter 2 trigger input In GMS9xC54/56/58:
	2	1	40		P1.0 / T2, Clock Out : Timer/counter 2 external count input, Clock Out
P3.0 - P3.7	11, 13-19	10-17	5, 7-13	I/O	Port 3 Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors and can be used as inputs. As inputs, port 3 pins that are externally pulled low will source current because of the pulls-ups (I _{IL} , in the DC characteristics). Port 3 also serves the special features of the 80C51 family, as listed below.
	11	10	5		P3.0 / RxD receiver data input (asynchronous) or data input output(synchronous) of serial interface 0
	13	11	7		P3.1 / TxD transmitter data output (asynchronous) or clock output (synchronous) of the serial interface 0
	14	12	8		P3.2 / INTO interrupt 0 input/timer 0 gate control
	15	13	9		P3.3 / INT1 interrupt 1 input/timer 1 gate control
	16	14	10		P3.4 / T0 counter 0 input
	17	15	11		P3.5 / T1 counter 1 input
	18	16	12		P3.6 / WR the write control signal latches the data byte from port 0 into the external data memory
	19	17	13		P3.7 / RD the read control signal enables the external data memory to port 0
XTAL2	20	18	14	0	XTAL2 Output of the inverting oscillator amplifier.

MAY. 1998 9 LG Semicon MCU

Symbol		Pin Number		Input/	Function		
Symbol	P-LCC-44	P-DIP-40	P-MQFP-44	Output	runction		
XTAL1	21	19	15	I	XTAL1 Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise fall times specified in the AC characteristics must be observed.		
P2.0 - P2.7	24-31	21-28	18-25	I/O	Port 2 Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors and can be used as inputs. As inputs, port 2 pins that are externally pulled low will source current because of the pulls-ups (I _{IL} , in the DC characteristics).Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses(MOVX @DPTR). In this application it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 special function register.		
PSEN	32	29	26	0	The Program Store Enable The read strobe to external program memory when the device is executing code from the external program memory. PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.		
RESET	10	9	4	I	RESET A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to $V_{\rm SS}$ permits power-on reset using only an external capacitor to $V_{\rm CC}$.		

Symbol		Pin Number		Input/	Function
Symbol	P-LCC-44	P-DIP-40	P-MQFP-44	Output	Function
ALE / PROG	33	30	27	0	The Address Latch Enable / Program pulse Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input(PROG) during EPROM programming. In GMS9xC54/56/58: If desired, ALE operation can be disabled by setting bit 0 of SFR location 8E _H . With this bit set, the pin is weakly pulled high. The ALE disable feature will be terminated by reset. Setting the ALE-disable bit has no affect if the microcontroller is in external execution mode.
EA / Vpp	35	31	29	I	External Access Enable / Program Supply Voltage EA must be external held low to enable the device to fetch code from external program memory locations 0000 _H to FFFF _H . If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than its internal memory size. This pin also receives the 12.75V programming supply voltage(V _{PP}) during EPROM programming. Note; however, that if any of the Lock bits are programmed, EA will be internally latched on reset.
P0.0 - P0.7	43-36	39-32	37-30	I/O	Port 0 Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the GMS97C5x. External pull-up resistors are required during program verification.
V _{SS}	22	20	16	-	Circuit ground potential
Vcc	44	40	38	-	Supply terminal for all operating modes
N.C.	1,12, 23,34	-	6,17,28,39	-	No connection

MAY. 1998 11 LG Semicon MCU

Functional Description

The GMS90 series is fully compatible to the standard 8051 microcontroller family.

It is compatible with the general 8051 family. While maintaining all architectural and operational characteristics of the general 8051 family.

Figure 1 shows a block diagram of the GMS90 series





Figure 1
Block Diagram of the GMS90 series

CPU

The GMS90 series is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% one-byte, 41% two-byte, and 15% three-byte instructions. With a 12 MHz crystal, 58% of the instructions are executed in 1.0§Å.

Special Function Register PSW



Reset value of PSW is 00H.

Bit	Function
CY	Carry Flag
AC	Auxiliary Carry Flag (for BCD operations)
F0	General Purpose Flag
RS1 RS0 0 0 0 1 1 0 1 1	Register Bank select control bits Bank 0 selected, data address 00H - 07H Bank 1 selected, data address 08H - 0FH Bank 2 selected, data address 10H - 17H Bank 3 selected, data address 18H - 1FH
OV	Overflow Flag
F1	General Purpose Flag
P	Parity Flag Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the accumulator, i.e. even parity.

MAY. 1998 13 LG Semicon MCU

Special Function Registers

All registers, except the program counter and the four general purpose register banks, reside in the special function register area.

The 27 special function registers (SFR) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in table 1, table 2, and table 3.

In **table 1** they are organized in numeric order of their addresses. In **table 2** they are organized in groups which refer to the functional blocks of the GMS90 series. **Table 3** illustrates the contents of the SFRs.

Table 1
Special Function Registers in Numeric Order of their Addresses

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80H 81H 82H 83H 84H 85H 86H 87H	P0 ¹⁾ SP DPL DPH reserved reserved reserved PCON	FFH 07H 00H 00H XXH ²⁾ XXH ²⁾ XXH ²⁾ 0XXX000B ²⁾	98H 99H 9AH 9BH 9CH 9DH 9EH 9FH	SCON ¹⁾ SBUF reserved reserved reserved reserved reserved reserved reserved	00H XXH ²) XXH ²) XXH ²) XXH ²) XXH ²) XXH ²) XXH ²)
88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh ³⁾ 8Fh	TCON ¹⁾ TMOD TL0 TL1 TH0 TH1 reserved	00H 00H 00H 00H 00H 00H → 3) XXH ²	A0H A1H A2H A3H A4H A5H A6H A7H	P2 ¹⁾ reserved reserved reserved reserved reserved reserved reserved	FFH XXH ²)
90H 91H 92H 93H 94H 95H 96H 97H	P11) reserved reserved reserved reserved reserved reserved reserved reserved	FFH 00H XXH ²) XXH ²) XXH ²) XXH ²) XXH ²) XXH ²)	А8н А9н ААн АВн АСн АDн АЕн АFн	IE ¹⁾ reserved reserved reserved reserved reserved reserved reserved	0X000000 _B ²⁾ XXH ²⁾

¹⁾: Bit-addressable Special Function Register.

8E_H reserved XX_H ²⁾ 8E_H AUXR0 1) XXXXXXX0_B ²⁾

^{2):} X means that the value is indeterminate and the location is reserved.

^{3) :} The GMS9xC54/56/58 have the AUXR0 register at address 8E_H.

GMS9xC51/52

GMS9xC54/56/58

Special Function Registers in Numeric Order of their Addresses (continued)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
B0H B1H B2H B3H B4H B5H B6H B7H	P3 ¹⁾ reserved reserved reserved reserved reserved reserved reserved	FFH XXH ²)	D8H D9H DAH DBH DCH DDH DEH DFH	reserved reserved reserved reserved reserved reserved reserved reserved reserved	XX _H ²⁾ XX _H ²⁾
B9H BAH BBH BCH BDH BEH BFH	reserved reserved reserved reserved reserved reserved reserved	XX000000B ²) XXH ²)	E3H E2H E3H E4H E5H E6H E7H	reserved reserved reserved reserved reserved reserved reserved	XXH ²) XXH ²) XXH ²) XXH ²) XXH ²) XXH ²) XXH ²)
С0н С1н С2н С3н С4н С5н С6н С7н	reserved reserved reserved reserved reserved reserved reserved reserved	XXH ²) XXH ²)	E8H E9H EAH EBH ECH EDH EEH EFH	reserved reserved reserved reserved reserved reserved reserved reserved	XXH ²⁾
С8н С9н ³⁾ САн СВн ССн ССн СБн СЕн	T2CON T2MOD RC2L RC2H TL2 TH2 reserved reserved	00 _H	F0H F1H F2H F3H F4H F5H F6H	B1) reserved reserved reserved reserved reserved reserved reserved	00H XXH ²) XXH ²) XXH ²) XXH ²) XXH ²) XXH ²) XXH ²)
D0H D1H D2H D3H D4H D5H D6H D7H	PSW1) reserved reserved reserved reserved reserved reserved reserved reserved	00H XXH ²) XXH ²) XXH ²) XXH ²) XXH ²) XXH ²) XXH ²)	F8 H F9H FAH FBH FCH FDH FEH	reserved reserved reserved reserved reserved reserved reserved reserved	XXH ²) XXH ²)

3) .

GMS9xC51/52

GMS9xC54/56/58

C9H T2MOD XXXXXXX0H ²⁾ C9H T2MOD XXXXXXX00I
--

MAY. 1998 15 LG Semicon MCU

^{1):} Bit-addressable Special Function Register
2): X means that the value is indeterminate and the location is reserved

Table 2 **Special Function Registers - Functional Blocks**

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer	E0H ¹⁾ F0H ¹⁾ 83H 82H D0H ¹⁾	00н 00н 00н 00н 00н 00н
Interrupt System	IE IP	Interrupt Enable Register Interrupt Priority Register	A8 _H ¹⁾ B8 _H ¹⁾	0X000000 _B ²⁾ XX000000 _B ²⁾
Ports	P0 P1 P2 P3	Port 0 Port 1 Port 2 Port 3	80 _H ¹⁾ 90 _H ¹⁾ A0 _H ¹⁾ B0 _H ¹⁾	FF _H XX _H ³⁾ FF _H FF _H
Serial Channels	PCON ²⁾ SBUF SCON	Power Control Register Serial Channel Buffer Reg. Serial Channel 0 Control Reg.	87 _H 99 _H 98_H¹⁾	0XXX0000 _B ²⁾ XX _H ³⁾ 00 _H
Timer 0 / Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer 0/1 Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 _H ¹⁾ 8C _H 8D _H 8A _H 8B _H 89 _H	00H 00H 00H 00H 00H 00H
Timer 2	T2CON T2MOD RC2H RC2L TH2 TL2 AUXR0 4)	Timer 2 Control Register Timer 2 Mode Register Timer 2 Reload Capture Reg., High Byte Timer 2 Reload Capture Reg., Low Byte Timer 2, High Byte Timer 2, Low Byte Aux. Register 0	C8H ¹⁾ C9H CBH CAH CDH CCH 8EH	00H 00H 00H 00H 00H 00H XXXXXXX0B ²⁾
Power Saving Modes	PCON	Power Control Register	87 _H	0XXX0000 _B ²⁾

LG Semicon MCU 16 MAY. 1998

¹⁾ Bit-addressable Special Function register
2) This special function register is listed repeatedly since some bit of it also belong to other functional blocks
3) X means that the value is indeterminate and the location is reserved
4): The AUXR0 is in the GMS9xC54/56/58 only.

-: this bit location is reserved

Table 3 Contents of SFR_S, SFR_S in Numeric Order

Address	Register	Bit7	6	5	4	3	2	1	0
80н	P0								
81 _H	SP		i İ	ı İ	i I	1 I	i İ	1	1 I
82 _H	DPL		l I	l I	1	1	l I	1	1
83 _H	DPH		l I	l	ı	T 1	l I	1	T 1
87 _H	PCON	SMOD	-	-	 -	GF1	GF0	PDE	IDLE
88 _H	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89 _H	TMOD	GATE	C/T	M1	M0	GATE	C/T	M1	MO
8A _H	TL0		l	l	1	T L	l	1	T L
8B _H	TL1		l	l	1	T L	l	1	T L
8Сн	TH0		i	i	i	l I	i	i	l I
8D _H	TH1		l	l	1	I I	l	1	I I
8E _H	AUXR0 1)	-	-	-	-	-	-	-	A0 ¹⁾
90н	P1								
98 _H	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99н	SBUF		I I	I I	1	1	I I	1	1
А0н	P2								
А8н	IE	EA	-	ET2	ES	ET1	EX1	ET0	EX0
ВОн	P3								
B8 _H	IP	-	-	PT2	PS	PT1	PX1	PT0	PX0
С8н	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
С9н	T2MOD	-	- 	 - 	 - 	 - 	- 	T2OE 1)	DCEN
								byte addre	

¹⁾ Only in the GMS9xC54/56/58

MAY. 1998 17 LG Semicon MCU

Table 3
Contents of SFR_S, SFR_S in Numeric Order (continued)

Address	Register		
САн	RC2L		
СВн	RC2H		
ССн	TL2		
CD _H	TH2		
D0 _H	PSW		
Е0н	ACC		
F0 _H	В		

Bit7	6	5	4	3	2	1	0
	1	<u> </u>	! !	1	1	<u> </u>	
	1		i I	i I	i I		
	1		i I	i I	i I		
	1		i	I	I		
CY	AC	F0	RS1	RS0	OV	F1	Р

					SFR bit and byte addressable
 1	1	1	1	1	l
l		<u> </u>		<u> </u>	SFR not bit addressable

-: this bit location is reserved

Timer / Counter 0 and 1

Timer/Counter 0 and 1 can be used in four operating modes as listed in table 4:

Table 4
Timer/Counter 0 and 1 Operating Modes

Mode		TMOD				Input Clock		
	Description	Gate	C/T	M1	МО	internal	external (max)	
0	8-bit timer/counter with a divide-by-32 prescaler	х	Х	0	0	fosc/ 12;¿32	fosc/ _{24i¿32}	
1	16-bit timer/counter	Х	Х	0	1	fosc/ 12	fosc/ 24	
2	8-bit timer/counter with 8-bit autoreload	х	Х	1	0	fosc/ 12	fosc/ 24	
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	х	Х	1	1	fosc/ 12	fosc/ 23	

In the "timer" function $(C/\overline{T} = "0")$ the register is incremented every machine cycle. therefore the count rate is $f_{OSC/12}$.

In the "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is $f_{\rm OSC/24}$. External inputs INT0 and INT1 (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. **Figure 2** illustrates the input clock logic.




Figure 2
Timer/Counter 0 and 1 Input Clock Logic

MAY. 1998 19 LG Semicon MCU

Timer 2

Timer 2 is a 16-bit timer/Counter with an up/\underline{down} count feature. It can operate either as timer or as an event counter which is selected by bit $C/\overline{T2}$ (T2CON.1). It has three operating modes as shown in **table 5.**

Table 5
Timer/Counter 2 Operating Modes

	T2	CON		T2MOD	T2CON			Inpu	ıt Clock
Mode	RxCLK or TxCLK	CP/ RL2	TR2	DCEN	EXEN	P1.1/ T2EX	Remarks	internal	external (P1.0/T2)
16-bit Auto- reload	0 0 0	0 0 0 0	1 1 1 1	0 0 1 1	0 1 X X	X ¡é 0 1	reload upon overflow reload trigger (falling edge) Down counting Up counting	fosc/ 12	max fosc/ 24
16-bit Cap- ture	0	1	1	x x	0	X ¡é	16 bit Timer/ Counter (only up-counting) capture TH2, TL2 ;æRC2H, RC2L	fosc/ 12	max fosc/ 24
Baud Rate Gene- rator		x x	1	x x	0	X ¡é	no overflow interrupt request (TF2) extra external interrupt ("Timer 2")	fosc/ 2	max fosc/ 24
off	Х	Х	0	Х	Х	Х	Timer 2 stops	-	-

Note : \downarrow = \bigcirc falling edge

Serial Interface (USART)

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in **table 6**. The possible baud rates can be calculated using the formulas given in **table 7**.

Table 6
USART Operating Modes

Mode	SCON SM0 SM1		Baud rate	Description			
0	0	0	fosc/ 12	Serial data enters and exits through RxD. TxD outputs the shift clock. 8-bit at transmitted/received (LSB first)			
1	0	1	Timer 1/2 overflow rate	8-bit UART 10 bits are transmitted (through TxD) or received (RxD)			
2	1	0	fosc/ 32 or fosc/ 64	9-bit UART 11bits are transmitted (TxD) or received (RxD)			
3	1	1	Timer 1/2 overflow rate	9-bit UART Like mode 2 except the variable baud rate			

Table 7
Formulas for Calculating Baud rates

Baud Rate derived from	Interface Mode	Baud rate		
Oscillator	0 2	fosc/ 12 (2 ^{SMOD} i ¿ fosc) / 64		
Timer 1 (16-bit timer) (8-bit timer with 8-bit autoreload)	1,3 1,3	(2 ^{SMOD} ¡¿ timer 1 overflow rate) /32 (2 ^{SMOD} ¡¿fosc)/(32¡¿12¡¿(256-TH1))		
Timer2	1,3	fosc / (32 ¡¿ (65536-(RC2H, RC2L)		

MAY. 1998 21 LG Semicon MCU

Interrupt System

The GMS90 series provides 5 or 6 interrupt sources with two priority levels. **Figure 3** gives a general overview of the interrupt sources and illustrates the request and control flags.




Figure 3
Interrupt Request Sources

Table 8
Interrupt Sources and their Corresponding Interrupt Vectors

Source (Request Flags)	Vector	Vector Address
RESET	RESET	0000н
IE0	External interrupt 0	0003н
TF0	Timer 0 interrupt	000B _H
IE1	External interrupt 1	0013 _H
TF1	Timer 1 interrupt	001B _H
RI + TI	Serial port interrupt	0023 _H
TF2 + EXF2	Timer 2 interrupt	002BH

A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority level are received simultaneously, the request of higher priority is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as shown in **table 9.**

Table 9
Interrupt Priority-Within-Level

Interrupt	Priority	
External Interrupt 0	IE0	High
Timer 0 Interrupt	TF0	įé
External Interrupt 1	IE1	¡é
Timer 1 Interrupt	TF1	¡é
Serial Channel	RI + TI	¡é
Timer 2 Interrupt	TF2 EXF2	Low

MAY. 1998 23 LG Semicon MCU

Power Saving Modes

Two power down modes are available, the Idle Mode and Power Down Mode.

The bits PDE and IDLE of the register PCON select the Power Down mode or the Idle mode, respectively. If the Power Down mode and the Idle mode are set at the same time, the Power Down mode takes precedence. **Table 10** gives a general overview of the power saving modes.

Table 10
Power Saving Modes Overview

Mode	Entering Instruction Example	Leaving by	Remarks	
Idle mode	ORL PCON, #01H	- Enabled interrupt - Hardware Reset	CPU is gated off CPU status registers maintain their data. Peripherals are active	
Power-down Mode	ORL PCON, #02H	Hardware Reset	Oscillator is stopped, contents of on-chip RAM and SFRs are maintained (leaving Power Down Mode means redefinition of SFR contents).	

In the Power Down mode of operation, $V_{\rm CC}$ can be reduced to minimize power consumption. It must be ensured, however, that $V_{\rm CC}$ is not reduced before the Power Down Mode is invoked, and that $V_{\rm CC}$ is restored to its normal operating level, before the Power Down mode is terminated. The reset signal that terminates the Power Down Mode also restarts the oscillator. The reset should not be activated before $V_{\rm CC}$ is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

Absolute Maximum Ratings

Ambient temperature under bias (T _A)	40 to + 85¡É
Storage temperature (T _{ST})	65 to + 150 ¡É
Voltage on V _{CC} pins with respect to ground (V _{SS})	0.5 V to 6.5 V
Voltage on any pin with respect to ground (VSS)	0.5 to V_{CC} + 0.5 V
Input current on any pin during overload condition	10 mA to + 10 mA
Absolute sum of all input currents during overload condition	100 mA
Power dissipation	TBD

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ($V_{IN} > V_{CC}$ or $V_{IN} < V_{SS}$) the Voltage on V_{CC} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

MAY. 1998 25 LG Semicon MCU

DC Characteristics for GMS90C31/32, GMS90C51/52 GMS90C31B/32B, GMS90C51B/52B

 $V_{CC} = 5 \text{ V} + 10\%, -15\%; V_{SS} = 0 \text{ V};$

 $T_A = 0$ j É to 70 j É

Parameter	Symbol	Limit '	Values	Unit	Test Condition	
r ai ainetei	Symbol	min.	max.	Oilit	rest donation	
Input low voltage (except EA, RESET)	V _{IL}	-0.5	0.2 V _{CC} - 0.1	V	-	
Input low voltage (EA)	V _{IL 1}	-0.5	0.2 V _{CC} - 0.3	V	-	
Input low voltage (RESET)	V _{IL 2}	-0.5	0.2 V _{CC} + 0.1	V	-	
Input high voltage (except XTAL1, EA, RESET)	V _{IH}	0.2 <i>V</i> _{CC} + 0.9	V _{CC} + 0.5	V	-	
Input high voltage to XTAL1	V _{IH 1}	0.7 <i>V</i> _{CC}	V _{CC} + 0.5	V	-	
Input high voltage to EA, RESET	VIH 2	0.6 <i>V</i> cc	Vcc + 0.5	V	-	
Output low voltage (ports 1, 2, 3)	VoL	-	0.45	V	I _{OL} = 1.6mA ¹⁾	
Output high voltage (port 0, ALE, PSEN)	Vol 1	-	0.45	V	$I_{OL} = 3.2 \text{mA}^{1)}$	
Output high voltage (ports 1, 2, 3)	Vон	2.4 0.9 V _{CC}	- -	V	/ _{OH} = - 80 §Ë / _{OH} = - 10 §Ë	
Output high voltage (port 0 in external bus mode, ALE, PSEN)	Von 1	2.4 0.9 <i>V</i> _{CC}	- -	V	$I_{OH} = -800 \ddot{\mathbf{E}}^{2)}$ $I_{OH} = -80 \ddot{\mathbf{E}}^{2)}$	
Logic 0 input current (ports 1, 2, 3)	<i>I</i> IL	-10	-50	ŞË	V _{IN} = 0.45V	
Logical 1-to-0 transition current (ports 1, 2, 3)	hι	-65	-650	ŞË	V _{IN} = 2V	
Input leakage current (port 0, EA)	<i>I</i> LI	-	±1	ŞË	0.45 < V _{IN} < V _{CC}	
Pin capacitance	Cio	-	10	pF	fc = 1MHz T _A = 25 ¡É	
Power supply current: Active mode, 12MHz ⁶ Idle mode, 12MHz ⁶ Active mode, 24 MHz ⁶ Idle mode, 24MHz ⁶ Active mode, 33 MHz ⁶ Idle mode, 33 MHz ⁶ Active mode, 40 MHz ⁶ Idle mode, 40 MHz ⁶ Power Down Mode	loc loc loc loc loc loc loc	- - - - - - -	21 4.8 36.2 8.2 45 10 56.5 12.5	mA mA mA mA mA mA mA SË	Vcc = 5V 4) Vcc = 5V 5) Vcc = 5V 4) Vcc = 5V 5) Vcc = 5V 4) Vcc = 5V 5) Vcc = 5V 4) Vcc = 5V 4) Vcc = 5V 5) Vcc = 5V 5) Vcc = 5V 3)	

DC Characteristics for GMS90C54/56/58

 $V_{\text{CC}} = 5 \text{ V} + 10\%, -15\%; V_{\text{SS}} = 0 \text{ V};$

 $T_A = 0$; É to 70; É

Parameter	Symbol	Limit \	Values	Unit	Test Condition	
Farameter	Зуппоп	min.	max.	Oilit	rest condition	
Input low voltage (except EA, RESET)	VIL	-0.5	0.2 Vcc - 0.1	V	-	
Input low voltage (EA)	VIL 1	-0.5	0.2 Vcc - 0.3	V	-	
Input low voltage (RESET)	V _{IL 2}	-0.5	0.2 V _{CC} + 0.1	V	-	
Input high voltage (except XTAL1, EA, RESET)	Viн	0.2 <i>V</i> cc + 0.9	Vcc + 0.5	V	-	
Input high voltage to XTAL1	VIH 1	0.7 <i>V</i> cc	Vcc + 0.5	V	-	
Input high voltage to EA, RESET	V _{IH 2}	0.6 <i>V</i> _{CC}	V _{CC} + 0.5	٧	-	
Output low voltage (ports 1, 2, 3)	VoL	-	0.45	V	I _{OL} = 1.6mA ¹⁾	
Output high voltage (port 0, ALE, PSEN)	Vol 1	-	0.45	V	$I_{OL} = 3.2 \text{mA}^{1)}$	
Output high voltage (ports 1, 2, 3)	Vон	2.4 0.9 V _{CC}		٧	I _{OH} = - 80 §Ë I _{OH} = - 10 §Ë	
Output high voltage (port 0 in external bus mode, ALE, PSEN)	Von 1	2.4 0.9 V _{CC}		V	I _{OH} = - 800 §Ë ²⁾ I _{OH} = - 80 §Ë ²⁾	
Logic 0 input current (ports 1, 2, 3)	<i>I</i> _{IL}	-10	-50	ŞË	V _{IN} = 0.45V	
Logical 1-to-0 transition current (ports 1, 2, 3)	hι	-65	-650	ŞË	V _{IN} = 2V	
Input leakage current (port 0, EA)	<i>I</i> LI	-	±1	ŞË	0.45 < V _{IN} < V _{CC}	
Pin capacitance	Cio	-	10	pF	$f_{C} = 1MHz$ $T_{A} = 25 i \acute{E}$	
Power supply current: Active mode, 12MHz ⁶) Idle mode, 12MHz ⁶) Active mode, 24 MHz ⁶) Idle mode, 24MHz ⁶) Active mode, 33 MHz ⁶) Idle mode, 33 MHz ⁶) Power Down Mode	Icc Icc Icc Icc Icc Icc	- - - - - -	TBD TBD TBD TBD TBD TBD TBD	mA mA mA mA mA SË	Vcc = 5V 4) Vcc = 5V 5) Vcc = 5V 4) Vcc = 5V 5) Vcc = 5V 4) Vcc = 5V 5) Vcc = 5V 5) Vcc = 5V 3)	

DC Characteristics for GMS97C51/52/54/56/58

 $V_{CC} = 5 \text{ V} + 10\%$, - 15%; $V_{SS} = 0 \text{ V}$; $T_A = 0_{\,\text{i}} \acute{\mathbf{E}}$ to $70_{\,\text{i}} \acute{\mathbf{E}}$

Parameter	Symbol	Limit '	Values	Unit	Test Condition
raiametei	Symbol	min.	max.	Onne	rest contaition
Input low voltage (except EA, RESET)	VIL	-0.5	0.2 Vcc - 0.1	V	-
Input low voltage (EA)	VIL 1	-0.5	0.1 Vcc - 0.1	V	-
Input low voltage (RESET)	V _{IL 2}	-0.5	0.2 V _{CC} + 0.1	V	-
Input high voltage (except XTAL1, EA, RESET)	Ин	0.2 <i>V</i> cc + 0.9	Vcc + 0.5	V	-
Input high voltage to XTAL1	ViH 1	0.7 <i>V</i> cc	Vcc + 0.5	V	-
Input high voltage to EA, RESET	V _{IH 2}	0.6 <i>V</i> _{CC}	V _{CC} + 0.5	V	-
Output low voltage (ports 1, 2, 3)	V _{OL}	-	0.45	V	$I_{OL} = 1.6 \text{mA}^{1)}$
Output high voltage (port 0, ALE, PSEN)	Vol 1	-	0.45	V	$I_{OL} = 3.2 \text{mA}^{1)}$
Output high voltage (ports 1, 2, 3)	Voн	2.4 0.9 V _{CC}		V	I _{OH} = - 80 §Ë I _{OH} = - 10 §Ë
Output high voltage (port 0 in external bus mode, ALE, PSEN)	Von 1	2.4 0.9 <i>V</i> _{CC}	-	V	I _{OH} = - 800 SË ²⁾ I _{OH} = - 80 SË ²⁾
Logic 0 input current (ports 1, 2, 3)	/ _{IL}	-10	-50	§Ë	V _{IN} = 0.45V
Logical 1-to-0 transition current (ports 1, 2, 3)	hι	-65	-650	ŞË	V _{IN} = 2V
Input leakage current (port 0, EA)	<i>I</i> LI	-	±1	ŞË	0.45 < V _{IN} < V _{CC}
Pin capacitance	Cio	-	10	pF	f _C = 1MHz T _A = 25 ¡ É
Power supply current: Active mode, 12 MHz ⁶⁾ Idle mode, 12 MHz ⁶⁾ Active mode, 24 MHz ⁶⁾ Idle mode, 24 MHz ⁶⁾ Active mode, 33 MHz ⁶⁾ Idle mode, 33 MHz ⁶⁾ Power down mode	Icc Icc Icc Icc Icc Icc	- - - - - -	21 18 36 20 47 25 50	mA mA mA mA mA SE	Vcc = 5V 4) Vcc = 5V 5) Vcc = 5V 4) Vcc = 5V 5) Vcc = 5V 4) Vcc = 5V 5) Vcc = 5V 5) Vcc = 5V 3)

DC Characteristics for GMS90L31/32, GMS90L51/52, GMS90L31B/32B, GMS90L51B/52B (Low voltage version)

 $V_{CC} = 3.3 \text{ V} + 0.3 \text{V}, -0.6 \text{V}; V_{SS} = 0 \text{ V};$ $T_{A} = 0 \text{ i} \acute{E} \text{ to } 70 \text{ i} \acute{E}$

Parameter	Symbol	Limi	t Values	Unit	Test Condition	
	Зупівої	min.	max.			
Input low voltage	V _{IL}	-0.5	0.8	V	-	
Input high voltage	V _{IH}	2.0	V _{CC} + 0.5	V	-	
Output low voltage Port 1,2,3 Port 0,EA,RESET Port 1,2,3 Port 0,EA,RESET	VOL 1 VOL 2 VOL 3 VOL 4	- - -	0.45 0.45 0.3 0.3	> > >	I _{OL} = 1.6mA ¹⁾ I _{OL} = 3.2mA ¹⁾ I _{OL} = 100\$\tilde{E} ¹⁾ I _{OL} = 200\$\tilde{E} ¹⁾	
Output high voltage Port 1,2,3 Port 0 in external bus mode, ALE,PSEN	Vон 1 Vон 2 Vон 3 Voн 4	2.0 0.9 <i>V</i> cc 2.0 0.9 <i>V</i> cc	- - -	<<<<	I _{OH} = -20\$Ë I _{OH} = -10\$Ë I _{OH} = -800\$Ë ²) I _{OH} = -80\$Ë ²)	
Logic 0 input current (ports 1, 2, 3)	/ _{IL}	-1	-50	ŞË	V _{IN} = 0.45V	
Logical 1-to-0 transition current (ports 1, 2, 3)	hι	-25	-250	ŞË	V _{IN} = 2.0V	
Input leakage current (port 0, EA)	<i>I</i> LI	-	±1	ŞË	0.45 < V _{IN} < V _{CC}	
Pin capacitance	C _{IO}	-	10	pF	f _C = 1MHz T _A = 25 ¡ É	
Power supply current: Active mode, 12 MHz Idle mode, 12 MHz Power Down Mode	lcc Icc IPD	- - -	11 5 15	mA mA §Ë	$V_{CC} = 3.6V^{4}$ $V_{CC} = 3.6V^{5}$ $V_{CC} = 2 \dots 3.6V^{3}$	

MAY. 1998 29 LG Semicon MCU

DC Characteristics for GMS90L54/56/58 (Low voltage version)

 $V_{\text{CC}} = 3.3 \text{ V} + 0.3 \text{V}, -0.6 \text{V}; V_{\text{SS}} = 0 \text{ V};$ $T_{\text{A}} = 0 \text{ j} \text{ \'E} \text{ to } 70 \text{ j} \text{ \'E}$

Parameter	Symbol Limit \		Values	Unit	Test Condition	
i didilietei	Oyillooi	min.	max.	Oiiii	rest condition	
Input low voltage	V _{IL}	-0.5	0.8	V	-	
Input high voltage	V _{IH}	2.0	V _{CC} + 0.5	V	-	
Output low voltage Port 1,2,3 Port 0,EA,RESET Port 1,2,3 Port 0,EA,RESET	VOL 1 VOL 2 VOL 3 VOL 4	- - -	0.45 0.45 0.3 0.3	V V V	I _{OL} = 1.6mA ¹⁾ I _{OL} = 3.2mA ¹⁾ I _{OL} = 100SË ¹⁾ I _{OL} = 200SË ¹⁾	
Output high voltage Port 1,2,3 Port 0 in external bus mode, ALE,PSEN	Vон 1 Vон 2 Vон 3 Vон 4	2.0 0.9 <i>V</i> cc 2.0 0.9 <i>V</i> cc	- - - -	V V V	I _{OH} = -20§Ë I _{OH} = -10§Ë I _{OH} = -800§Ë ²⁾ I _{OH} = -80§Ë ²⁾	
Logic 0 input current (ports 1, 2, 3)	/ _{IL}	-1	-50	ŞË	V _{IN} = 0.45V	
Logical 1-to-0 transition current (ports 1, 2, 3)	hι	-25	-250	ŞË	V _{IN} = 2.0V	
Input leakage current (port 0, EA)	<i>I</i> LI	-	±1	ŞË	0.45 < V _{IN} < V _{CC}	
Pin capacitance	Cio	-	10	pF	f _C = 1MHz T _A = 25 ¡É	
Power supply current: Active mode, 12 MHz Idle mode, 12 MHz Power Down Mode	lcc Icc IPD	- - -	TBD TBD TBD	mA mA §Ë	V _{CC} = 3.6V ⁴⁾ V _{CC} = 3.6V ⁵⁾ V _{CC} = 2 3.6V ³⁾	

DC Characteristics for GMS97L51/52/54/56/58 (Low voltage version)

 $V_{\text{CC}} = 3.3 \text{ V} + 0.3 \text{V}, -0.6 \text{V}; V_{\text{SS}} = 0 \text{ V};$ $T_{\text{A}} = 0 \text{ j} \text{ \'E} \text{ to } 70 \text{ j} \text{ \'E}$

Parameter	Symbol	Limi	t Values	Unit	Test Condition	
	Symbol	min.	max.	- Ollit		
Input low voltage	V _{IL}	-0.5	0.8	V	-	
Input high voltage	V _{IH}	2.0	V _{CC} + 0.5	V	-	
Output low voltage Port 1,2,3 Port 0,EA,RESET Port 1,2,3 Port 0,EA,RESET	VOL 1 VOL 2 VOL 3 VOL 4	- - -	0.45 0.45 0.3 0.3	V V V	$I_{OL} = 1.6 \text{mA}^{-1}$ $I_{OL} = 3.2 \text{mA}^{-1}$ $I_{OL} = 100\$\ddot{E}^{-1}$ $I_{OL} = 200\$\ddot{E}^{-1}$	
Output high voltage Port 1,2,3 Port 0 in external bus mode, ALE,PSEN	Voh 1 Voh 2 Voh 3 Voh 4	2.0 0.9 V _{CC} 2.0 0.9 V _{CC}	-	V V V	I _{OH} = -20§Ë I _{OH} = -10§Ë I _{OH} = -800§Ë ²) I _{OH} = -80§Ë ²)	
Logic 0 input current (ports 1, 2, 3)	hι	-1	-50	ŞË	V _{IN} = 0.45V	
Logical 1-to-0 transition current (ports 1, 2, 3)	hι	-25	-250	ŞË	V _{IN} = 2.0V	
Input leakage current (port 0, EA)	<i>I</i> LI	-	±1	ŞË	0.45 < V _{IN} < V _{CC}	
Pin capacitance	C _{IO}	-	10	pF	f _C = 1MHz T _A = 25 ¡ É	
Power supply current: Active mode, 12 MHz Idle mode, 12 MHz Power Down Mode	Icc Icc IPD	- - -	11 5 15	mA mA §Ë	V _{CC} = 3.6V ⁴⁾ V _{CC} = 3.6V ⁵⁾ V _{CC} = 3.6V ³⁾	

MAY. 1998 31 LG Semicon MCU

- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading: > 50pF at 3.3V, > 100pF at 5V), the noise pulse on ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- ²⁾ Capacitive loading on ports0 and 2 may cause the $V_{\rm OH}$ on ALE and PSEN to momentarily fall below the 0.9V_{CC} specification when the address lines are stabilizing.
- 3) I_{PD} (Power Down Mode) is measured under following conditions: EA = Port0 = V_{CC}; RESET = V_{SS}; XTAL2 = N.C.; XTAL1 = V_{SS}; all other pins are disconnected.
- ⁴⁾ I_{CC} (active mode) is measured with: XTAL1 driven with t_{CLCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} - 0.5V; XTAL2 = N.C.; EA = Port0 = RESET = V_{CC}; all other pins are disconnected. I_{CC} would be slightly higher if a crystal oscillator is used (appr. 1mA).
- 5) I_{CC} (Idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL1 driven with t_{CLCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} - 0.5V; XTAL2 = N.C.; RESET = EA = V_{SS}; Port0 = V_{CC}; all other pins are disconnected;
- $I_{CC\ max}$ at other frequencies is given by: active mode: $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{CC} = 1.27$ | $I_{$

AC Characteristics for GMS90 series (12MHz version)

 $Vcc = 5 \ V$: $V_{CC} = 5 \ V + 10\%$, -15%; $V_{SS} = 0 \ V$; TA = 0°C to 70°C (C_L for port 0. ALE and PSEN outputs = 100pF; CL for all other outputs = 80 pF)

 $Vcc = 3.3 \ V: V_{CC} = 3.3 \ V + 0.3 \ V, -0.6 \ V; \ V_{SS} = 0 \ V; \ TA = 0^{\circ}C \ to \ 70^{\circ}C$ $(C_{L} \text{ for port 0. ALE and } \overline{PSEN} \text{ outputs} = 50pF; \ C_{L} \text{ for all other outputs} = 50 \ pF)$

Variable clock: Vcc = 5V: $1/t_{CLCL} = 3.5$ MHz to 12 MHz Vcc = 3.3V: $1/t_{CLCL} = 1$ MHz to 12 MHz

Program Memory Characteristics

Parameter	Symbol	12 MHz Clock		Variable Clock		Unit
		min.	max.	min.	max.	
ALE pulse width	<i>t</i> LHLL	127	-	2t _{CLCL} - 40	-	ns
Address setup to ALE	<i>t</i> _{AVLL}	43	-	tclcl - 40	-	ns
Address hold after ALE	<i>t</i> LLAX	30	-	tclcl -53	-	ns
ALE low to valid instr in	<i>t</i> LLIV	-	233	-	4 <i>t</i> _{CLCL} - 100	ns
ALE to PSEN	<i>t</i> LLPL	58	-	t _{CLCL} - 25	-	ns
PSEN pulse width	<i>t</i> PLPH	215	-	3t _{CLCL} - 35	-	ns
PSEN to valid instr in	<i>t</i> PLIV	-	150	-	3 <i>t</i> CLCL - 100	ns
Input instruction hold after PSEN	<i>t</i> PXOX	0	-	0	-	ns
Input instruction float after PSEN	t _{PXIZ} *)	-	63	-	t _{CLCL} - 20	ns
Address valid after PSEN	t _{PXAV} *)	75	-	tclcl - 8	-	ns
Address to valid instruction in	t _{AVIV}	-	302	-	5t _{CLCL} - 115	ns
Address float to PSEN	<i>t</i> AZPL	0	-	0	-	ns

^{*)} Interfacing the GMS90 series to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

MAY. 1998 33 LG Semicon MCU

AC Characteristics for GMS90 series (12MHz version)

External Data Memory Characteristics

Parameter	Symbol	12 MHz Clock		Varial	Unit	
		min.	max.	min.	max.	
RD pulse width	<i>t</i> RLRH	400	-	6 <i>t</i> _{CLCL} - 100	-	ns
WR pulse width	<i>t</i> wLwH	400	-	6 <i>t</i> _{CLCL} - 100	-	ns
Address hold after ALE	tLLAX2	53	-	t _{CLCL} - 30	-	ns
RD to valid data in	<i>t</i> RLDV	-	252	-	5tclcl - 165	ns
Data hold after RD	<i>t</i> RHDX	0	-	0	-	ns
Data float after RD	<i>t</i> RHDZ	-	97	-	2t _{CLCL} - 70	ns
ALE to valid data in	<i>t</i> LLDV	-	517	-	8tclcl - 150	ns
Address to valid data in	<i>t</i> avdv	-	585	-	9t _{CLCL} - 165	ns
ALE to WR or RD	<i>t</i> LLWL	200	300	3 <i>t</i> _{CLCL} - 50	3t _{CLCL} +50	ns
Address valid to WR or RD	<i>t</i> AVWL	203	-	4t _{CLCL} - 130	-	ns
WR or RD high to ALE high	<i>t</i> whLH	43	123	t _{CLCL} - 40	t _{CLCL} +40	ns
Data valid to WR transition	<i>t</i> _{QVWX}	33	-	t _{CLCL} - 50	-	ns
Data setup before WR	<i>t</i> QVWH	433	-	7t _{CLCL} - 150	-	ns
Data hold after WR	<i>t</i> whqx	33	-	t _{CLCL} - 50	-	ns
Address float after RD	<i>t</i> _{RLAZ}	-	0	-	0	ns

Advance Information (12MHz version)

External Clock Drive

		Lin		
Parameter	Symbol	Var	Unit	
		min.	max.	
Oscillator period(Vcc=5V) Oscillator period(Vcc=3.3V)	tclcl tclcl	83.3 83.3	285.7 1	ns us
High time	t _{CHCX}	20	tclcl - t clcx	ns
Low time	tCLCX	20	tclcl - t chcx	ns
Rise time	<i>t</i> CLCH	-	20	ns
Fall time	tchcl	-	20	ns

AC Characteristics for GMS90 series (24MHz version)

 $V_{\rm CC}$ = 5 V + 10%, - 15%; $V_{\rm SS}$ = 0 V; $T_{\rm A}$ = 0°C to 70°C ($C_{\rm L}$ for port 0, ALE and PSEN outputs = 100 pF; $C_{\rm L}$ for all other outputs = 80 pF)

Program Memory characteristics

		Limit Values				
Parameter	Symbol	24 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 24 MHz		Unit
		min.	max.	min.	max.	
ALE pulse width	<i>t</i> LHLL	43	-	2t _{CLCL} - 40	-	ns
Address setup to ALE	<i>t</i> AVLL	17	-	t _{CLCL} - 25	-	ns
Address hold after ALE	<i>t</i> LLAX	17	-	t _{CLCL} - 25	-	ns
ALE low to valid instr in	<i>t</i> LLIV	-	80	-	4t _{CLCL} - 87	ns
ALE to PSEN	<i>t</i> LLPL	22	-	t _{CLCL} - 20	-	ns
PSEN pulse width	<i>t</i> PLPH	95	-	3 <i>t</i> _{CLCL} - 30	-	ns
PSEN to valid instr in	<i>t</i> PLIV	-	60	-	3t _{CLCL} - 65	ns
Input instruction hold after PSEN	<i>t</i> PXIX	0	-	0	-	ns
Input instruction float after PSEN	t _{PXIZ} *)	-	32	-	<i>t</i> _{CLCL} - 10	ns
Address valid after PSEN	t _{PXAV} *)	37	-	tclcl - 5	-	ns
Address to valid instruction in	<i>t</i> AVIV	-	148	-	5t _{CLCL} - 60	ns
Address float to PSEN	<i>t</i> AZPL	0	-	0	-	ns

^{*)} Interfacing the GMS90 series to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

LG Semicon MCU 36 MAY. 1998

AC characteristics for GMS90 series (24MHz version)

External Data Memory Characteristics

			Limit Values				
Parameter	Symbol	24 MHz Clock			Variable Clock 1/t _{CLCL} = 3.5 MHz to 24 MHz		
		min.	max.	min.	max.		
RD pulse width	<i>t</i> RLRH	180	-	6t _{CLCL} - 70	-	ns	
WR pulse width	<i>t</i> wLWH	180	-	6t _{CLCL} - 70	-	ns	
Address hold after ALE	t _{LLAX2}	15	-	t _{CLCL} - 27	-	ns	
RD to valid data in	<i>t</i> RLDV	-	118	-	5 <i>t</i> CLCL - 90	ns	
Data hold after RD	<i>t</i> RHDX	0	-	0	-	ns	
Data float after RD	<i>t</i> RHDZ	-	63	-	2 <i>t</i> _{CLCL} - 20	ns	
ALE to valid data in	<i>t</i> LLDV	-	200	-	8 <i>t</i> CLCL - 133	ns	
Address to valid data in	<i>t</i> avdv	-	220	-	9 <i>t</i> _{CLCL} - 155	ns	
ALE to WR or RD	<i>t</i> LLWL	75	175	3 <i>t</i> _{CLCL} - 50	3 <i>t</i> _{CLCL} + 50	ns	
Address valid to WR or RD	<i>t</i> AVWL	67	-	4t _{CLCL} - 97	-	ns	
WR or RD high to ALE high	<i>t</i> whLH	17	67	t _{CLCL} - 25	t _{CLCL} + 25	ns	
Data valid to WR transition	<i>t</i> _{QVWX}	5	-	t _{CLCL} - 37	-	ns	
Data setup before WR	<i>t</i> QVWH	170	-	7t _{CLCL} - 122	-	ns	
Data hold after WR	<i>t</i> whqx	15	-	t _{CLCL} - 27	-	ns	
Address float after RD	<i>t</i> RLAZ	-	0	-	0	ns	

MAY. 1998 37 LG Semicon MCU

Advance Information (24MHz version)

External Clock Drive

		Limit \			
Parameter	Symbol		e clock Hz to 24 MHz	Unit	
		min.	max.		
Oscillator period	<i>t</i> CLCL	41.7	285.7	ns	
High time	<i>t</i> chcx	12	tclcl - t clcx	ns	
Low time	<i>t</i> CLCX	12	tclcl - t chcx	ns	
Rise time	<i>t</i> clch	-	12	ns	
Fall time	<i>t</i> chcl	-	12	ns	

AC Characteristics for GMS90 series (33MHz version)

 $V_{\rm CC} = 5 \text{ V} + 10\%$, -15%; $V_{\rm SS} = 0 \text{ V}$; $T_{\rm A} = 0 \,^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$

(C_L for port 0, ALE and PSEN outputs = 100pF; C_L for all other outputs =80pF)

Program Memory Characteristics

				Limit Values			
Parameter	Symbol		MHz ock	Variable Clock 1/t _{CLCL} = 3.5 MHz to 33 MHz		Unit	
		min.	max.	min.	max.		
ALE pulse width	<i>t</i> LHLL	40	-	2t _{CLCL} - 20	-	ns	
Address setup to ALE	<i>t</i> avll	10	-	t _{CLCL} - 20	-	ns	
Address hold after ALE	<i>t</i> LLAX	10	-	t _{CLCL} - 20	-	ns	
ALE low to valid instr in	<i>t</i> LLIV	-	56	-	4t _{CLCL} - 65	ns	
ALE to PSEN	<i>t</i> LLPL	15	-	t _{CLCL} - 15	-	ns	
PSEN pulse width	<i>t</i> PLPH	80	-	3 <i>t</i> _{CLCL} - 20	-	ns	
PSEN to valid instr in	<i>t</i> PLIV	-	35	-	3t _{CLCL} - 55	ns	
Input instruction hold after PSEN	<i>t</i> PXIX	0	-	0	-	ns	
Input instruction float after PSEN	t _{PXIZ} *)	-	20	-	t _{CLCL} - 10	ns	
Address valid after PSEN	t _{PXAV} *)	25	-	tclcl - 5	-	ns	
Address to valid instruction in	<i>t</i> _{AVIV}	-	91	-	5 <i>t</i> _{CLCL} - 60	ns	
Address float to PSEN	<i>t</i> AZPL	0	-	0	-	ns	

^{*)} Interfacing the GMS90 series to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

MAY. 1998 39 LG Semicon MCU

AC Characteristics for GMS90series (33MHz version)

External Data Memory Characteristics

			Limit Values				
Parameter	Symbol	33 MHz Clock		Variab 1/t _{CLCL} = 3.5	Unit		
		min.	max.	min.	max.		
RD pulse width	<i>t</i> RLRH	132	-	6 <i>t</i> _{CLCL} - 50	-	ns	
WR pulse width	<i>t</i> wLWH	132	-	6 <i>t</i> _{CLCL} - 50	-	ns	
Address hold after ALE	t _{LLAX2}	10	-	t _{CLCL} - 20	-	ns	
RD to valid data in	<i>t</i> RLDV	- 81		-	5 <i>t</i> CLCL - 70	ns	
Data hold after RD	<i>t</i> RHDX	0	-	0	-	ns	
Data float after RD	<i>t</i> RHDZ	-	46	-	2t _{CLCL} - 15	ns	
ALE to valid data in	<i>t</i> LLDV	-	153	-	8 <i>t</i> CLCL - 90	ns	
Address to valid data in	<i>t</i> avdv	-	183	-	9t _{CLCL} - 90	ns	
ALE to WR or RD	<i>t</i> LLWL	71	111	3 <i>t</i> _{CLCL} - 20	3t _{CLCL} + 20	ns	
Address valid to WR or RD	<i>t</i> AVWL	66	-	4t _{CLCL} - 55	-	ns	
WR or RD high to ALE high	<i>t</i> whLH	10	40	t _{CLCL} - 20	t _{CLCL} + 20	ns	
Data valid to WR transition	<i>t</i> _{QVWX}	5	-	t _{CLCL} - 25	-	ns	
Data setup before WR	<i>t</i> QVWH	142	-	7t _{CLCL} - 70	-	ns	
Data hold after WR	<i>t</i> whqx	10	-	t _{CLCL} - 20	-	ns	
Address float after RD	<i>t</i> RLAZ	-	0	-	0	ns	

Advance Information (33MHz version)

External Clock Drive

		Limit '		
Parameter	Symbol	Variabl Freq. = 3.5 M	Unit	
		min.	max.	
Oscillator period	t _{CLCL}	30.3	285.7	ns
High time	<i>t</i> chcx	11.5	tclcl - t clcx	ns
Low time	t _{CLCX}	11.5	tclcl - t chcx	ns
Rise time	<i>t</i> clch	-	5	ns
Fall time	<i>t</i> chcl	-	5	ns

MAY. 1998 41 LG Semicon MCU

AC Characteristics for GMS90 series (40MHz version)

 $V_{CC} = 5 \text{ V} + 10\%$, -15%; $V_{SS} = 0 \text{ V}$; $T_A = 0 \,^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$

(C_L for port 0, ALE and PSEN outputs = 100pF; C_L for all other outputs =80pF)

Program Memory Characteristics

				Limit Values			
Parameter	Symbol 40 MHz Clock			Variabl 1/t _{CLCL} = 3.5 I	Unit		
		min.	max.	min.	max.		
ALE pulse width	<i>t</i> LHLL	35	-	2t _{CLCL} - 15	-	ns	
Address setup to ALE	<i>t</i> avll	10	-	t _{CLCL} - 15	-	ns	
Address hold after ALE	<i>t</i> LLAX	10	-	t _{CLCL} - 15	-	ns	
ALE low to valid instr in	<i>t</i> LLIV	-	55	-	4t _{CLCL} - 45	ns	
ALE to PSEN	<i>t</i> LLPL	10	-	t _{CLCL} - 15	-	ns	
PSEN pulse width	<i>t</i> PLPH	60	-	3 <i>t</i> _{CLCL} - 15	-	ns	
PSEN to valid instr in	<i>t</i> PLIV	-	25	-	3t _{CLCL} - 50	ns	
Input instruction hold after PSEN	<i>t</i> PXIX	0	-	0	-	ns	
Input instruction float after PSEN	t _{PXIZ} *)	-	15	-	<i>t</i> _{CLCL} - 10	ns	
Address valid after PSEN	t _{PXAV} *)	20	-	tclcl - 5	-	ns	
Address to valid instruction in	<i>t</i> _{AVIV}	-	65	-	5t _{CLCL} - 60	ns	
Address float to PSEN	<i>t</i> AZPL	-50	-	- 5	-	ns	

^{*)} Interfacing the GMS90 series to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

LG Semicon MCU 42 MAY. 1998

AC Characteristics for GMS90series (40MHz version)

External Data Memory Characteristics

			Limit Values				
Parameter	Symbol	40 MHz Clock		Variab 1/t _{CLCL} = 3.5	Unit		
		min.	max.	min.	max.		
RD pulse width	<i>t</i> RLRH	120	-	6 <i>t</i> _{CLCL} - 30	-	ns	
WR pulse width	<i>t</i> wLWH	120	-	6t _{CLCL} - 30	-	ns	
Address hold after ALE	tLLAX2	10	-	t _{CLCL} - 15	-	ns	
RD to valid data in	<i>t</i> RLDV	-	75	-	5 <i>t</i> CLCL - 50	ns	
Data hold after RD	<i>t</i> RHDX	0	-	0	-	ns	
Data float after RD	<i>t</i> RHDZ	-	38	-	2t _{CLCL} - 12	ns	
ALE to valid data in	<i>t</i> LLDV	-	150	-	8 <i>t</i> CLCL - 50	ns	
Address to valid data in	<i>t</i> avdv	-	150	-	9t _{CLCL} - 75	ns	
ALE to WR or RD	<i>t</i> LLWL	60	90	3 <i>t</i> _{CLCL} - 15	3 <i>t</i> _{CLCL} + 15	ns	
Address valid to WR or RD	<i>t</i> AVWL	70	-	4t _{CLCL} - 30	-	ns	
WR or RD high to ALE high	<i>t</i> whLH	10	40	t _{CLCL} - 15	t _{CLCL} + 15	ns	
Data valid to WR transition	<i>t</i> QVWX	5	-	t _{CLCL} - 20	-	ns	
Data setup before WR	<i>t</i> QVWH	125	-	7t _{CLCL} - 50	-	ns	
Data hold after WR	<i>t</i> whqx	5	-	t _{CLCL} - 20	-	ns	
Address float after RD	<i>t</i> RLAZ	-	0	-	0	ns	

MAY. 1998 43 LG Semicon MCU

Advance Information (40MHz version)

External Clock Drive

		Limit '		
Parameter	Symbol	Variable clock Freq. = 3.5 MHz to 40 MHz		Unit
		min.	max.	
Oscillator period	t _{CLCL}	25	285.7	ns
High time	<i>t</i> chcx	10	tclcl - t clcx	ns
Low time	tclcx	10	tCLCL - t CHCX	ns
Rise time	<i>t</i> clch	-	10	ns
Fall time	<i>t</i> chcl	-	10	ns




Figure 4
Program Memory Read Cycle




Figure 5
Data Memory Read Cycle




Figure 6
Data Memory Write Cycle

OTP ROM Verification Characteristics

ROM Verification Mode 1

Parameter	Symbol	Lin	Unit	
		min.	max.	
Address to valid data	tavqv	-	48 <i>t</i> CLCL	ns
ENABLE to valid data	t _{ELQV}	-	48 <i>t</i> _{CLCL}	ns
Data float after ENABLE	<i>t</i> EHQZ	0	48 <i>t</i> _{CLCL}	ns
Oscillator frequency	1/t _{CLCL}	4	6	MHz






Figure 7
OTP ROM Verification Mode 1



AC Inputs during testing are driven at V_{CC} - 0.5V for a logic "1" and 0.45V for a logic "0". Timing measurements are made at V_{IHmin} for a logic "1" and V_{ILmax} for a logic "0".

Figure 8 AC Testing : Input, Output Waveforms



For timing purposes a port pin is no longer floating when a 100mV change from load voltage occurs and begins to float when a 100mV change from the loaded V_{OH} / V_{OL} level occurs. I_{OL} / I_{OH} $_{i}$ \tilde{A} 20mA.

Figure 9 AC Testing : Float Waveforms




Figure 10 External Clock Cycle

MAY. 1998 49 LG Semicon MCU




Figure 11
Recommended Oscillator Circuits

EPROM Characteristics

The GMS97C5x, 97L5x are programmed by using a modified Quick-Pulse ProgrammingTM algorithm. It differs from older methods in the value used for Vpp (programming supply voltage) and in the width and number of the ALE/PROG pulses. The GMS97C5x, 97L5x contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an manufactured by LGS. Table 11 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 12 and 13. Figure 14 shows the circuit configuration for normal program memory verification.

Quick-pulse programming

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the GMS97C5x, 97L5x is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers. The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 12. The code byte to be programmed into that location is applied to port 0, RST, PSEN and pins of port 2 and 3 in Table 11 are held at the "Program Data" levels indicated in Table 11. The ALE/PROG is pulsed low 25 times as shown Figure 13. To program the encryption table, repeat the 25 pulses (10 pulses for 97x54/56/58) programming sequence for addresses 0 through 1F_H(3F_H for 97x54/56/58), using the "Pgm Encryption Table" levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data. To program the security bits, repeat the 25 pulses (10 pulses for 97x54/56/58) programming sequence using the "Pgm Security Bit" levels after one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bit can still be programmed. Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified Vpp level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free glitches and overshoot.

Program Verification

If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory location to be read is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the "Verify Code Data" levels indicated in Table 11. The contents of the address location will be emitted on port 0 for this operation. If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Program Memory Lock Bits

The two-level Program Lock system consists of 2 Lock bits and a 32-byte (64-byte for GMS97x54/56/58) Encryption Array which are used to protect the program memory against software piracy.

Encryption Array:

Within the EPROM array are 32 bytes (64 bytes for GMS97x54/56/58) of Encryption Array that are initially unprogrammed (all 1s). Every time that a byte is addressed during a verify, address lines are used to select a byte of the Encryption array. This byte is then exclusive-NORed (XNOR) with the code byte, creating an Encrypted Verify byte.

The algorithm, with the array in the unprogrammed state (all 1s), will return the code in its original, unmodified form, It is recommended that whenever the Encryption Array is used, at least one of the Lock Bits be programmed as well.

Lock Bit Protection Modes

Progr	am Loc	k Bits	Protection Type
	LB1	LB2	1 Tottetion Type
1 U U		U	No program lock features
2	2 P U		Futher programming of the EPROM is disabled
3	P	P	Same as mode 2, also verify is disabled

U: unprogrammed, P: programmed

MAY. 1998 51 LG Semicon MCU

Reading the Signature Bytes:

The GMS97x51/52 signature bytes in locations 030_H and 031_H , the GMS97x54/56/58 signature bytes in locations 030_H and 060_H . To read these bytes follow the procedure for EPROM verify, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

Location	Device	Contents
30H	All	E0H
31H	GMS97C51/L51	73H
	GMS97C52/L52	71H
60H	GMS97C54/L54	54H
	GMS97C56/L56	56H
	GMS97C58/L58	58H

Program / Verify algorithms

Any algorithm in agreement with the conditions listed in Table 11, and which satisfies the timing specifications is suitable.

Table 11. EPROM programming modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read Signature	1	0	1	1	0	0	0	0
Program Code Data	1	0	0	V_{PP}	1	0	1	1
Verify Code Data	1	0	1	1	0	0	1	1
Program encryption table	1	0	0	V_{PP}	1	0	1	0
Program security bit 1	1	0	0	V_{PP}	1	1	1	1
Program security bit 2	1	0	0	V_{PP}	1	1	0	0

Notes:

- 1. "0" = Valid low for that pin, "1" = valid high for that pin.
- 2. Vpp = $12.75V \pm 0.25V$
- 3. Vcc = $5V \pm 10\%$ during programming and verification.
- 4. ALE/ \overline{PROG} receives 25 (10 for GMS97x54/56/58) programming pulses while V_{PP} is held at 12.75. Each programming pulse is low for 100us (\pm 10us) and high for a minimum of 10us.




Figure 12 Programming Configuration




Figure 13 PROG Waveform




Figure 14 Program Verification

EPROM Programming and Verification Characteristics $T_A=21\,\text{j}\, \acute{E} \text{ to } 27\,\text{j}\, \acute{E} \text{ Vcc}=5\text{V}\pm10\%, \text{ Vss}=0\text{V (See Figure 15)}$

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Programming supply voltage	V_{PP}	12.5	13.0	V
Programming supply current	IPP	-	50	mA
Oscillator frequency	1/t _{CLCL}	4	6	MHz
Address setup to PROG low	<i>t</i> AVGL	48 <i>t</i> _{CLCL}	-	-
Address hold after PROG	<i>t</i> GHAX	48 <i>t</i> _{CLCL}	-	-
Data setup to PROG low	<i>t</i> DVGL	48 <i>t</i> _{CLCL}	-	-
Data setup after PROG	<i>t</i> GHDX	48 <i>t</i> _{CLCL}	-	-
P2.7 (ENABLE) high to V _{PP}	<i>t</i> EHSH	48 <i>t</i> _{CLCL}	-	-
V _{PP} setup to PROG low	<i>t</i> shgl	10	-	us
V _{PP} hold after PROG	<i>t</i> GHSL	10	-	us
PROG width	<i>t</i> GLGL	90	110	us
Address to data valid	<i>t</i> AVQL	-	48t _{CLCL}	-
ENABLE low to data valid	<i>t</i> ELQZ	-	48t _{CLCL}	-
Data float after ENABLE	<i>t</i> EHQZ	0	48t _{CLCL}	-
PROG high to PROG low	<i>t</i> GHGL	10		us

MAY. 1998 55 LG Semicon MCU





Figure 15 EPROM Programming and Verification


Plastic Package, P-LCC-44-SMD (Plastic Leaded Chip-Carrier)



SMD = Surface Mounted Device

SMD = Surface Mounted Device

Plastic Package, P-DIP-40 (Plastic Dual in-Line Package)



Plastic Package, P-MQFP-44(SMD) (Plastic Metric Quad Flat Package)

