TLE7184F

System IC for B6 motor drives

Automotive Power





Table of Contents

Table of Contents

	Table of Contents	2
1	Overview	4
2	Block Diagram	5
3	Pin Configuration	
3.1	Pin Assignment TLE7184F	
3.2	Pin Definitions and Functions	
4 4.1	General Product Characteristics	
4.2	Functional Range	
4.3	Thermal Resistance	
4.4	Default State of Inputs	. 11
5	MOSFET Driver	. 12
5.1	Inputs and Dead Time	
5.2	Output Stages	
5.3 5.4	Bootstrap Principle	
	Electrical Characteristics	
6	Shunt Signal Conditioning	
6.1	Electrical Characteristics	
7	5 V Low Drop Voltage Regulator	
7.1	Electrical Characteristics	
8	Interface, VDH Switch and INH Digital Output	
8.1 8.2	PWM Interface (IFMA)	
8.3	Digital Output INHD	
8.4	Electrical Characteristics	
9	Description of Modes, Protection and Diagnostic Functions	. 21
9.1	Description of modes	
9.2	Protection and Diagnosis Functions	. 24
9.2.1	Over Temperature Shut Down (OTSD)	
9.2.2	Over Temperature Prewarning (OTPW)	
9.2.3 9.2.4	Analog Temperature Monitoring	
9.2.5	VDD Under Voltage Diagnosis (VDD_UVD)	
9.2.6	VDD Under Voltage Shut Down (VDD_UVSD)	
9.2.7	VREG Under Voltage Diagnosis (VREG_UVD)	. 25
9.2.8	VREG Under Voltage Shut Down (VREG_UVSD)	
9.2.9	IOV and VDH Over Voltage Shut Down (IOV_OVSD, VDH_OVSD)	
9.2.10 9.2.11	Dead Time and Shoot Through Protection	
9.2.11 9.2.12	Short Circuit Protection (SCP)	
9.2.12	Over Current Shut Down (OCSD)	
9.2.14	VDD Current Limitation	
9.2.15	Passive Gxx Clamping	
9.3	ERR Pin	
9.4	Electrical Characteristics	. 29

TLE7184F



Table of Contents	Tab	le of	Conte	ents
-------------------	-----	-------	-------	------

10	Application Description	32
11	Package Outlines	33
12	Revision History	34



System IC for B6 motor drives

TLE7184F





1 Overview

Features

- Drives 6 N-Channel Power MOSFETs
- Integrated 5V Vreg-Controller to power μC
- · Integrated switch for VDH voltage
- · Separate control input for each MOSFET
- · Adjustable dead time
- · Shoot through protection
- Analog adjustable Short Circuit Protection levels
- · Low quiescent current mode
- 1 bit diagnosis ERR
- · Over Temperature shut down and analog temperature output
- · Over Temperature pre-warning
- · Under Voltage shut down
- · Adjustable Over Voltage shut down
- · Current sense OpAmp
- Over current shut down based on Current sense OpAmp, fixed shut down level
- 0 ...94% at 25 kHz Duty cycle of phase voltage
- Green Product (RoHS compliant)
- AEC Qualified



PG-VQFN-48

Description

The TLE7184F is a system IC for Brushless Motor Control. It incorporates a voltage supply for a μ C, a bridge driver for a B6 configuration, an application typical PWM interface and some other smaller features. Target is to reduce the number of discrete components in typical BLDC automotive applications and give enough flexibility for custom specific adaptations.

It works with 3-phase motors and brush DC motors. Its exposed pad package allows the usage even at high ambient temperatures.

Туре	Package	Marking
TLE7184F	PG-VQFN-48	TLE7184F

Data Sheet 4 Rev. 1.0, 2008-12-04

Block Diagram

2 Block Diagram




Figure 1 Block Diagram

Pin Configuration

3 Pin Configuration

3.1 Pin Assignment TLE7184F




Figure 2 Pin Configuration



Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
5	VS	Supply Pin
7	VREG	Output of supply for driver output stages - connect to capacitor
31	VDD	Output of 5V supply for μC - connect to capacitor
2	ĪNH	Input pin wake up the complete system IC
47	INHD	Digital output 5V for INH state (high when INH is high)
4	VDHS	Switched output of VDH voltage; switch open in sleep mode
33	TEMP	Output pin for analog temperature signal
36	RGS	Reset and Go-to-Sleep input pin for reset of error registers, set HIGH to avoid to go-to-sleep
38	IL1	Input for low side switch 1 (active high)
37	ĪH1	Input for high side switch 1 (active low)
40	IL2	Input for low side switch 2 (active high)
39	ĪH2	Input for high side switch 2 (active low)
42	IL3	Input for low side switch 3(active high)
41	ĪH3	Input for high side switch 3(active low)
11	DT	Input pin for adjustable dead time function, connect to GND via resistor
9	SCDL	Analog input pin for adjustable Short Circuit Detection function, connect to voltage divider
28	IOV	Input pin for Over Voltage detection.
34	ERR	Open drain error output
25	VDH	Voltage input common drain high side for short circuit detection
24	BH1	Pin for + terminal of the bootstrap capacitor of phase 1
23	GH1	Output pin for gate of high side MOSFET 1
22	SH1	Pin for source connection of high side MOSFET 1
21	GL1	Output pin for gate of low side MOSFET 1
20	BH2	Pin for + terminal of the bootstrap capacitor of phase 2
19	GH2	Output pin for gate of high side MOSFET 2
18	SH2	Pin for source connection of high side MOSFET 2
17	GL2	Output pin for gate of low side MOSFET 2
16	ВН3	Pin for + terminal of the bootstrap capacitor of phase 3
15	GH3	Output pin for gate of high side MOSFET 3
14	SH3	Pin for source connection of high side MOSFET 3
13	GL3	Output pin for gate of low side MOSFET 3
10	SL	Pin for common source connection of low side MOSFETs
44	ISN	Input for OpAmp - terminal
45	ISP	Input for OpAmp + terminal
46	ISO	Output of OpAmp
43	AGND	Analog GND for Opamp and analog temperature output
3	IFMA	Interface to master ECU (used for wake up)
48	IFuC	Interface to μC



Pin Configuration

Pin	Symbol	Function
1	GND	Ground pin
12	GND	Ground pin
26	GND	Ground pin
32	GND	Ground pin
35	GND	Ground pin
6	NC	connect to GND
8	NC	connect to GND
27	NC	connect to GND
29	NC	connect to GND
30	NC	connect to GND

Exposed pad to be connected to GND



General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings 1)

 $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions
			Min.	Max.		
Voltage	s	+	-	+	+	
4.1.1	Voltage range at VS, IFMA, INH, IOV	$V_{ m VS1}$	-0.3	45	V	_
4.1.2	Voltage range at IFMA, INH	V_{IFMA}	-6.0	45	V	$R \ge 10 \text{k}\Omega$
4.1.3	Voltage range at VS	$V_{ m VS2}$	-3.0	45	V	$R_{VS} >= 4.7\Omega$; 60s, 5x;
4.1.4	Voltage range at VS	$V_{ m VS3}$	-3.0	45	V	$R_{VS} >= 2.0\Omega;;$ 200ms, 5x;
4.1.5	Voltage range at VREG output	V_{VREG}	-0.3	15	V	
4.1.6	Voltage range at VDH, VDHS	V_{VDHx}	-0.3	55	V	_
4.1.7	Voltage range at VDH	V_{VDH1}	-3.0	55	V	With R_{VDH} >=10 Ω ; 60s, 5x; T_{j} <=150°C
4.1.8	Voltage range at IHx, ILx, RGS, ERR, IFuC, TEMP, DT, VDD, ISO, INHD, SCDL,	V_{DP}	-0.3	6	V	_
4.1.9	Voltage range at ISP, ISN	V_{OPI}	-5.0	5.0	V	_
4.1.10	Voltage range at BHx	V_{BH}	-0.3	55	V	_
4.1.11	Voltage range at GHx	V_{GH}	-0.3	55	V	-
4.1.12	Voltage range at GHx	V_{GHP}	-7.0	55	V	t_{P} < 1µs; f =50kHz
4.1.13	Voltage range at SHx	V_{SH}	-2.0	45	V	_
4.1.14	Voltage range at SHx	V_{SHP}	-7.0	45	V	$t_{\rm P}$ < 1µs; f =50kHz
4.1.15	Voltage range at GLx	V_{GL}	-0.3	18	V	_
4.1.16	Voltage range at GLx	V_{GLP}	-7.0	18	V	$t_{\rm P}$ < 0.5µs; f=50kHz
4.1.17	Voltage range at SL	V_{SL}	-0.3	5.0	V	-
4.1.18	Voltage range at SL	V_{SLP}	-7.0	5.0	٧	$t_{\rm P}$ < 0.5µs; f=50kHz
4.1.19	Voltage difference Gxx-Sxx	V_{GS}	-0.3	15	V	_
4.1.20	Voltage difference BHx-SHx	V_{BS}	-0.3	15	V	_
4.1.21	Minimum bootstrap capacitor C _{BS}	C_{BS}	330	_	nF	_
Temper	atures				•	
4.1.22	Junction temperature	T_{j}	-40	150	°C	_
4.1.23	Storage temperature	T_{stg}	-55	150	°C	_
4.1.24	Case temperature ²⁾	T_{Case}	_	145	°C	_



General Product Characteristics

Absolute Maximum Ratings (cont'd)1)

 $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions
			Min.	Max.		
ESD St	usceptibility	<u> </u>				
4.1.25	ESD Resistivity ³⁾	V_{ESD}	-2	+2	kV	_
4.1.26	CDM	V_{CDM}	_	500	V	_

- 1) Not subject to production test, specified by design.
- 2) Calculation based on Tjmax, RthJC and the assumption of 1W power dissipation
- 3) ESD susceptibility HBM according to EIA/JESD 22-A 114B

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

4.2 Functional Range

Pos.	Parameter	Symbol	Li	mit Values	Unit	Conditions	
			Min.	Max.			
4.2.1	Supply voltage at VS	$V_{\sf VS}$	6.0	45	V	below 7V reduced functionality ^{1) 2)}	
4.2.2	Quiescent current $(I_{VS} + I_{VDH} + I_{IFMA})$	I_{Q}	_	50	μΑ	$V_{\rm S}$ <16V; sleep mode $V_{\rm VS}$ = $V_{\rm VDH}$ = $V_{\rm IFMA}$	
4.2.3	Supply current at VS (device enabled)	$I_{VS(0)}$	_	19	mA	$V_{\rm s}$ =818V; no load ³⁾ ; $f_{\rm PWM}$ =25kHz;	
4.2.4	Duty cycle HS	D_{HS}	0	94	%	f_{PWM} =25kHz;	
4.2.5	Duty cycle LS	D_{LS}	0	100	%	continuous operation	
4.2.6	Junction temperature	T_{J}	-40	150	°C	_	

- 1) MOS driver output deactivated and ERROR pin set to low if VREG is lower UVVR
- 2) MOS driver output stage will operate at Vs=6.7V with 5mA load current at VREG
- 3) no load at VDD, ERR, ISO, IFµC, VDHS, GXX, TEMP, DT

The limitations in the PWM frequency are given by thermal constraints and limitations in the duty cycle (charging time of bootstrap capacitor).

All maximum ratings have to be considered

All basic functions will work between T_J =150°C and Over Temperature shut down. In this temperature range, the parameters might leave the specified range.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



General Product Characteristics

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
4.3.1	Junction to Case ¹⁾	R_{thJC}	_	_	5	K/W	-
4.3.2	Junction to Ambient ¹⁾	R_{thJA}	_	29	_	K/W	2)

¹⁾ Not subject to production test, specified by design.

4.4 Default State of Inputs

Table 1 Default State of Inputs

Characteristic	State	Remark
Default state of ILx (if ILx left open -pull down)	Low	Low side MOSFETs off
Default state of IHx (if IHx left open - pull up)	High	High side MOSFETs off
Default state of RGS (if RGS left open - pull down)	Low	Errors is reset and system IC goes to sleep
Default state of INH (if INH left open - pull down)	Low	no wake up by INH
Default state of SCDL (if SCDL left open - pull up)	High	Error is set; all MOSFETs switched off
Default state of IFMA (if IFMA left open - pull up)1)	High	no wake up by IFMA
Default state of IOV (if IOV left open - pull down)	Low	no Over Voltage detection by IOV
Default state of DT (if DT left open)	max. dead time	max. dead time

¹⁾ external capacitance < 25pF

Data Sheet 11 Rev. 1.0, 2008-12-04

²⁾ Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.



MOSFET Driver

5 MOSFET Driver

5.1 Inputs and Dead Time

There are 6 independent control inputs to control the 6 MOSFETs individually. However, the control inputs for the Highs Side MOSFETs IHx are inverted. Hence, the control inputs for High Side IHx and Low Side MOSFETs ILx of the same half bridge can be tight together to control one half bridge by one control signal. To avoid shoot through currents within the half bridges, a dead time is provided by the TLE7184F.

For more details about the dead time please see Chapter 9.2.10

5.2 Output Stages

The 3 low side and 3 high side powerful push-pull output stages of the TLE7184F are all floating blocks.

All 6 output stages have the same output power and thanks to the used bootstrap principle they can be switched all up to high frequencies.

Each output stage has its own short circuit detection block. For more details about short circuit detection see Chapter 9.2.11.1)




Figure 3 Block Diagram of Driver Stages including Short Circuit Detection

Data Sheet 12 Rev. 1.0, 2008-12-04

¹⁾ The high side outputs are not designed to be used for low side MOSFETs; the low side outputs are not designed to be used for high side MOSFETs



MOSFET Driver

5.3 Bootstrap Principle

The TLE7184F provides a bootstrap based supply for its high side output stages. The benefit of this principle is a fast switching of the high side switches - supporting active freewheeling in high side.

The bootstrap capacitors are charged by switching on the external low side MOSFETs connecting the bootstrap capacitor to GND. Under this condition the bootstrap capacitor will be charged from the VREG capacitor. If the low side MOSFET is switched off and the high side MOSFET is switched on, the bootstrap capacitor will float together with the SHx voltage to the supply voltage of the bridge. Under this condition the supply current of the high side output stage will discharge the bootstrap capacitor. This current is specified. The size of the capacitor together with this current will determine how long the high side MOSFET can be kept on without recharging the bootstrap capacitor.

When all external MOSFETs are switched off, the SHx voltage can be undefined. Under this condition, the bootstrap capacitors can be discharged, dependent on the SHx voltage.

5.4 Electrical Characteristics

Electrical Characteristics MOSFET Drivers

 $V_{\rm S}$ = 7.0 to 33 V, $T_{\rm j}$ = -40 °C to +150 °C all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
Inputs		1	-	-			
5.4.1	Low level input voltage of ILx; IHx	V_{LLL}	_	_	1.6	V	_
5.4.2	High level input voltage of ILx; IHx	V_{I_HL}	2.8	_	_	V	_
5.4.3	Input hysteresis of IHx; ILx1)	d_{VI}	100	_	_	mV	_
5.4.4	IHx pull-up resistors to VDD	R_{IH}	33.5	_	66.5	kΩ	_
5.4.5	ILx pull-down resistors to GND	R_{IL}	210	_	490	kΩ	_
MOSF	ET driver output	1	1	1	<u> </u>		1
5.4.6	Output source resistance	R_{Sou}	2	_	13.5	Ω	Iload=20mA
5.4.7	Output sink resistance	R_{Sink}	2	_	9	Ω	Iload=20mA
5.4.8	High level output voltage Gxx vs. Sxx	V_{Gxx1}	_	11	14	V	$\begin{array}{l} \text{13,5V} \\ <= V_{\text{VS}} <= \text{45V}^2), \\ V_{\text{IOV}} <= V_{\text{OVIOV}}, \\ V_{\text{VDH}} <= V_{\text{OVVDH}} \\ I_{\text{load}} = 37,5 \text{mA} \end{array}$
5.4.9	High level output voltage GHx vs. SHx ¹⁾	V_{Gxx2}	6	_	_	V	$V_{ m Vs}$ =8V, $C_{ m load}$ =20nF, dc=94%; $f_{ m PWM}$ =20kHz
5.4.10	High level output voltage GHx vs. SHx ¹⁾³⁾	V_{Gxx3}	$6 + V_{\text{diode}}$	_	_	V	$V_{ m Vs}$ =8V, $C_{ m load}$ =20nF, dc=94%; $f_{ m PWM}$ =20kHz; passive freewheeling



MOSFET Driver

Electrical Characteristics MOSFET Drivers

 $V_{\rm S}$ = 7.0 to 33 V, $T_{\rm j}$ = -40 °C to +150 °C all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
5.4.11	High level output voltage GLx vs. GND	V _{Gxx4}	6.7	_	_	V	$V_{ m VS}$ =8V, $C_{ m load}$ =20nF, dc=94%; $f_{ m PWM}$ =20kHz;
5.4.12	Rise time	t_{rise}	_	200	_	ns	C_{Load} =11nF;
5.4.13	Fall time	t_{fall}	_	200	_	ns	R_{Load} =1 Ω V_{VS} =7 V 20-80%
5.4.14	High level output voltage (in passive clamping)	V_{GUV}	_	_	1.2	V	sleep mode or VS_UVLO ^{1) 4)}
5.4.15	Pull-down resistor at BHx to GND	R_{BHUV}	_	_	80	kΩ	
5.4.16	Pull-down resistor at VREG to GND	R_{VRUV}	_	_	30	kΩ	
5.4.17	Bias current into BHx	I_{BH}	_	_	150	μΑ	$V_{\rm BHx}\text{-}V_{\rm SHx}\text{=}513V;$ no switching
5.4.18	Current between BHx and SHx	I_{BSH}	15	35	60	μA	V _{BHx} -V _{SHx} =513V
5.4.19	Resistor between SHx and GND	R_{SHGN}	48	80	112	kΩ	
5.4.20	Bias current out of SL	I_{SL}	-	-	2	mA	$0V <= VSH <= VS+1$ V; no switching; $V_{CBS} > 5V$
5.4.21	Input propagation time (low on)	$t_{P(ILN)}$	0	_	200	ns	C =11nF; R_{Load} =1 Ω
5.4.22	Input propagation time (low off)	$t_{P(ILF)}$	0	_	200	ns	
5.4.23	Input propagation time (high on)	$t_{P(IHN)}$	0	_	200	ns	
5.4.24	Input propagation time (high off)	$t_{P(IHF)}$	0	_	200	ns	
5.4.25	Absolute input propagation time difference between above propagation times	$t_{P(diff)}$	-	-	100	ns	
VREG							
5.4.26	VREG output voltage	V_{VREG}	11	12.5	14	V	$V_{\rm VS}$ >= 13,5V; $I_{\rm load}$ =37,5mA
5.4.27	VREG over current limitation	$I_{VREGOCL}$	100	-	500	mA	no activation of error; $V_{\rm VREG} > V_{\rm VRSD}$
5.4.28	Voltage drop between Vs and VREG	$V_{ m VsVREG}$	-	-	0.5	V	$V_{\rm VS}$ >= 7V; $I_{\rm load}$ =37,5mA; Ron operation

¹⁾ Not subject to production test; specified by design

²⁾ Values above 33V not subjected to production test; specified by design

³⁾ V_{diode} is the bulk diode of the external low side MOSFET

⁴⁾ see Chapter 9.2.15



Shunt Signal Conditioning

6 Shunt Signal Conditioning

The TLE7184F incorporates a fast and precise operational amplifier for conditioning and amplification of the current sense shunt signal. The gain of the OpAmp is adjustable by external resistors within a range higher than 5. The usage of higher gains in the application might be limited by required settling time and band width.

It is recommended to apply a small offset to the OpAmp, to avoid operation in the lower rail at low currents.

The output of the OpAmp ISO is not short-circuit proof.

In addition to the integrated operational amplifier, the TLE7184F incorporates a comparator to detect over current situations. The output voltage $V_{\rm ISO}$ is compared to a reference voltage $V_{\rm OCTH}$ close to the upper rail of the 5V OpAmp supply (VDD). If $V_{\rm ISO}$ reaches this level an error is set.




Figure 4 Shunt Signal Conditioning Block Diagram and Over Current Limitation

Over current shut down see Chapter 9.2.13.

6.1 Electrical Characteristics

Electrical Characteristics - Current sense signal conditioning

 $V_{\rm S}$ = 6.0 to 33 V, $T_{\rm j}$ = -40 °C to +150 °C, gain = 5 to 75, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)¹⁾

Pos.	Parameter	Symbol	Limit Values		t Values Unit		Conditions
			Min.	Тур.	Max.		
6.1.1	Series resistors	R_{S}	100	500	1000	Ω	_
6.1.2	Feedback resistor Limited by the output voltage dynamic range	R_{fb}	2000	7500	-	Ω	_
6.1.3	Resistor ratio (gain ratio)	$R_{fb/RS}$	5	_	_	_	_
6.1.4	Steady state differential input voltage range across VIN	$V_{IN(ss)}$	-400	_	400	mV	_
6.1.5	Input differential voltage (ISP - ISN)	V_{IDR}	-800	_	800	mV	_
6.1.6	Input voltage (Both Inputs - GND) (ISP - GND) or (ISN -GND)	V_{LL}	-800	-	2000	mV	_
6.1.7	Input offset voltage of the I-DC link OpAmp, including temperature drift	V_{IO}	_	_	+/-2	mV	$R_{ m S}$ =500 Ω ; $V_{ m CM}$ =0V; $V_{ m ISO}$ =1.65V;



Shunt Signal Conditioning

Electrical Characteristics - Current sense signal conditioning (cont'd)

 $V_{\rm S}$ = 6.0 to 33 V, $T_{\rm j}$ = -40 °C to +150 °C, gain = 5 to 75, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)¹⁾

Pos.	Parameter	Symbol	ı	_imit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
6.1.8	Input bias current (ISN,ISP to GND)	I_{IB}	-300	_	_	μΑ	$V_{\rm CM}$ =0V; $V_{\rm ISO}$ =open
6.1.9	High level output voltage of ISO	V_{OH}	V _{VDD} - 0.2	-	V_{VDD}	V	I _{OH} =-3mA
6.1.10	Low level output voltage of ISO	V_{OL}	-0.1	_	0.2	V	I_{OH} =3mA
6.1.11	Output short circuit current	I_{SC}	5	_	_	mA	_
6.1.12	Differential input resistance ²⁾	R_{I}	100	_	_	kΩ	_
6.1.13	Common mode input capacitance ²⁾	C_{CM}	_	_	10	pF	10kHz
6.1.14	Common mode rejection ratio at DC CMRR = 20*Log((Vout_diff/Vin_diff) * (Vin_CM/Vout_CM))	C_{MRR}	80	100	_	dB	_
6.1.15	Common mode suppression ³⁾ with CMS = 20*Log(Vout_CM/Vin_CM) Freq =100kHz Freq = 1MHz Freq = 10MHz	C_{MS}	-	62 43 33	-	dB	$V_{\rm IN}$ =360mV* sin(2*π*freq*t); $R_{\rm s}$ =500Ω; $R_{\rm fb}$ =7500Ω
6.1.16	Slew rate	$d_{V/dt}$	_	10	_	V/µs	Gain>= 5; R_L =1.0k Ω ; C_L =500pF
6.1.17	Large signal open loop voltage gain (DC)	A_{OL}	80	100	_	dB	_
6.1.18	Unity gain bandwidth	G_{BW}	10	20	_	MHz	R_{L} =1k Ω ; C_{L} =100pF
6.1.19	Phase margin ²⁾	F_{M}	_	50	_	٥	Gain>= 5; R_L =1k Ω ; C_L =100pF
6.1.20	Gain margin ²⁾	A_{M}	_	12	_	dB	R_L =1k Ω ; C_L =100pF
6.1.21	Bandwidth	B_{WG}	1.6	-	-	MHz	Gain=15; $R_{\rm L} = 1 {\rm k} \Omega; \ C_{\rm L} = 500 {\rm pF}; \\ R_{\rm s} = 500 \Omega$
6.1.22	Output settle time to 98% $R_{\rm fb}/R_{\rm S}$ =15 $R_{\rm fb}/R_{\rm S}$ =75	t _{set1}	_ _	1 4.6	1.8	μs	$R_{\rm L}$ =1k Ω ; $C_{\rm L}$ =500pF; 0.3< $V_{\rm ISO}$ < 4.8V; $R_{\rm S}$ =500 Ω

¹⁾ A minimum capacitance of 100pF is needed at the output of the OpAmp (parasitic or real capacitor)

²⁾ Not subject to production test; specified by design

³⁾ Without considering any offsets such as input offset voltage, internal miss match and assuming no tolerance error in external resistors.



5 V Low Drop Voltage Regulator

7 5 V Low Drop Voltage Regulator

The TLE7184F incorporates a 5V LDO for μ C supply. The voltage regulator is protected against Over Temperature by the central temperature sensor (see **Chapter 9.2.1** and **Chapter 9.2.2**). It has an integrated current limitation and Under Voltage detection.

Parameters for Under Voltage detection see Chapter 9.2.5.




Figure 5 Block diagram of 5V LDO

7.1 Electrical Characteristics

Electrical Characteristics - Current sense signal conditioning

 $V_{\rm S}$ = 6.0 to 45 V, $T_{\rm j}$ = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
7.1.1	Output voltage	V_{DD1}	4.85	-	5.25	V	I_{load} <=70mA; C_{load} = 122uF ¹⁾
7.1.2	Output voltage	V_{DD2}	4.90	_	5.20	V	$5\text{mA} <=I_{\text{load}} <=25\text{mA};$ $C_{\text{load}} = 122\text{uF}^{1)}$
7.1.3	LDO over current limitation	I_{OCL}	130	_	270	mA	no activation of error
7.1.4	Load regulation	D_{VDD}	_	50	100	mV	l_{oad} step 020mA; C_{VDD} =1uF
7.1.5	Power supply ripple rejection ²⁾	P_{SRR}	50	_	_	dB	100Hz sine wave; $0.5V_{pp}$ V_{VS} >=7V
7.1.6	Power supply ripple rejection ²⁾	P_{SRR}	_	31	-	dB	100Hz sine wave; $0.5V_{pp}$ $6V \le V_{VS} \le 7V$

¹⁾ ceramic C with 100nF with ESR<0.1Ω in parallel

²⁾ Not subject to production test; specified by design

5 V Low Drop Voltage Regulator




Figure 6 Typ. VDD output voltage vs. load current




Figure 7 Typ. VDD output voltage vs. load current



Interface, VDH Switch and INH Digital Output

8 Interface, VDH Switch and INH Digital Output

8.1 PWM Interface (IFMA)

The TLE7184F has an integrated interface supporting the typical PWM interface between a remote master ECU and the μ C. The link to the external master ECU is a single wire communication based on the battery voltage and running typ. with about 10 to 400 Hz. The information is encoded in the duty cycle of the signal.

This communication line requires a signal conditioning to connect to the on board µC.

The integrated circuit supports the incoming data path.

The outgoing data path is formed by external components




Figure 8 Structure PWM Interface

The integrated circuitry is described in Figure 8.

The main task of this interface is level shifting and protection of the µC.

The IFuC signal is following the IFMA signal, passing the duty cycle information from IFMA to the IFuC.

The μ C port is used as input and is listening to the IFuC signal. The voltage at IFMA is monitored. If IFMA is low the IFuC open drain output is switched on - forcing the IFuC signal to low.

If IFMA is high, the IFuC open drain output is deactivated and the IFuC signal is pulled to high by the internal pull-up resistor.

The IFMA input is used as well for wake-up. See Chapter 9.1

8.2 VDHS Switch

The System IC has an integrated switch connecting the VDH pin to the VDHS pin. This allows to place an external voltage divider for VDH voltage monitoring at the VDHS pin and to disconnect this voltage divider from VDH during sleep mode to assure low current consumption. The VDHS switch is only deactivated when the VDD regulator is switched off.

8.3 Digital Output INHD

The System IC provides a digital output INHD showing the <u>logic</u> state of INH (e.g. KL15) after complete wake-up of the driver (approx. 1ms). The input levels of INH for the INHD output are defined separately from the levels for wake up. Voltage levels for INH wake up function please see **Chapter 9.4** section Wake-up and go-to-sleep. The output stage consists of an integrated low side switch with a pull-up resistor to VDD.



Interface, VDH Switch and INH Digital Output

8.4 Electrical Characteristics

Electrical Characteristics - Protection and diagnostic functions

 $V_{\rm S}$ = 6.0 to 20V, $T_{\rm j}$ = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
Interfac	ce - static parameters	1		"	1		1	
8.4.1	IFMA input voltage high level (for IFμC high)	V_{IMHL}	59	_	_	%	of $V_{\rm VS}$; IC not in Sleep Mode	
8.4.2	IFMA input voltage low level (for IFµC low)	V_{IMLL}	_	_	46	%	of V_{VS} ; IC not in Sleep Mode;	
8.4.3	IFMA input hysteresis (for IFµC)	V_{IMhy}	0.5	_	9	%	of $V_{\rm VS}$; IC not in Sleep Mode	
8.4.4	IFMA wake up voltage high level = V_{S} - V_{IFMA}	V_{IMWH}	2	_	4	V	valid in Sleep Mode	
8.4.5	IFMA internal pull-up resistor to $V_{\rm S}$	R_{IMu}	210	340	495	kΩ	_	
8.4.6	IFMA internal pull-down resistor to GND	R_{IMd}	420	700	980	kΩ	not active in Sleep Mode	
8.4.7	Matching of internal pull-up / pull-down resistor ¹⁾	$R_{\rm IMu}/R_{\rm IMd}$	-5	_	+5	%	_	
8.4.8	IFμC output low voltage	V_{luLL}	_	_	0.5	V	no external load	
8.4.9	IFμC internal pull-up resistor to $V_{\rm DD}$	R_{lu}	10	_	20	kΩ	_	
Interfac	ce - dynamic parameters	1	•		•			
8.4.10	IFμC duty cycle	d_{Iu}	0	_	100	%	_	
8.4.11	Propagation time rising edge IFμC	t_{PRE}	_	-	6	μs	Including rising time to 80% of $V_{\rm VDD}$; $C_{\rm load}$ =100pF	
8.4.12	Propagation time falling edge IFμC	t_{PFE}	_	_	5	μs	Including falling time to 20% of $V_{\rm VDD}$; $C_{\rm load}$ =100pF	
8.4.13	Deviation between rising and falling IFµC	t_{PD}	_	_	4	μs	$C_{load} = 100pF$	
VDH sw	vitch	+	+	+	+		-	
8.4.14	Ron VDH switch	R_{VDH}	-	_	150	Ω	Load current = 1mA	
INHD d	igital output	1		- 1			1	
8.4.15	Low level input voltage INH (for INHD=low)	V_{INHDL}	_	_	1.5	V	-	
8.4.16	High level input voltage INH (for INHD=high)	V_{INHDH}	2.1	_	_	V	-	
8.4.17	Input hysteresis of INH for INHD ¹⁾	d_{VINHD}	100	_	_	mV	_	
8.4.18	INHD low level output voltage	V_{INHD}	_	_	0.5	V	no external load	
8.4.19	$\overline{\text{INHD}}$ Internal pull-up resistor to V_{DD}	R_{INHD}	50	_	100	kΩ	-	

¹⁾ Not subject to production test; specified by design



9 Description of Modes, Protection and Diagnostic Functions

9.1 Description of modes

The operation of TLE7184F can be described by different operation modes




Figure 9 State diagram TLE7184F



Sleep Mode:

The sleep mode is entered if the device is in the Go-to-sleep Mode and the VDD voltage is lower than $V_{\rm DDsleep}$. The complete chip is deactivated beside the wake-up function (see Wake-up Mode). This mode is designed for lowest current consumption from the power net of the car. The passive clamping is active. For details see the description of passive clamping, see **Chapter 9.2.15**.

The only way to leave the Sleep Mode is to go to the Wake-up Mode.

Wake-up Mode:

The TLE7184F wakes up if $\overline{\rm INH}$ (=KL15) is high or if IFMA is low and $V_{\rm VS}$ is higher than $V_{\rm VSLO}$.

In this mode all supplies are ramping up. As soon as the internal 5V is available, a so called wake-up timer starts to run. If the IC reaches this state, the wake up will continue even if the wake up signals at $\overline{\text{INH}}$ or IFMA disappear. The PWM interface (IFMA) is active as soon as the $\overline{\text{VDD}}$ voltage is sufficient high. During this time it is expected that the supplies are powered up and the μC sets the $\overline{\text{RGS}}$ to high. All external MOSFETs are switched off actively or passively. When the wake up timer is expired the IC goes into the Error mode.

In this mode all errors will be ignored beside Over Temperature Shut Down or V_S Under Voltage Lockout.

Error Mode

The Error Mode can be reached in 3 different ways:

- 1. The device is in Wake-up Mode and the wake up timer expires
- 2. The device is in Normal Mode and one or more of the following errors occur: VREG Under Voltage Shut Down, VDD Under Voltage Shut Down, Over Current Shut Down, VDH Over Voltage Shut Down, IOV Over Voltage Shut Down, Short Circuit Detection or SCDL Open Detection.
- 3. The device is in Normal Mode with OT-Prewarning and one or more of the following errors occur: VREG Under Voltage Shut Down, VDD Under Voltage Shut Down, Over Current Shut Down, VDH Over Voltage Shut Down, IOV Over Voltage Shut Down, Short Circuit Detection or SCDL Open Detection.

In this mode an Error is set at the ERROR Pin and all external MOSFETs are actively switched off as long as the bootstrap voltages allows it. The interface is active. VDHS switch is on and the current sense functions are working. VDD and VREG are active. Passive clamping is not active.

The Error mode can be left in the following ways:

- 1. If no error is present, the IC can be sent to Normal Mode by a reset with the RGS pin.
- 2. If a VREG Under Voltage Shut Down occurs and no Over Temperature Prewarning is present, the device will go to VREG Shut-down Mode.
- 3. If VDD Under Voltage Shut Down occurs or a VREG Under Voltage Shut Down together with a Over Temperature Prewarning occurs, the device will go into Deadlock Mode.
- 4. If Over Temperature Prewarning is present, the IC can be sent to Normal Mode with OT-Prewarning by a reset with the RGS pin.

Normal Mode

The Normal Mode can be reached in two different ways:

- 1. The device is in Error Mode, no error is present and a reset is performed by the \overline{RGS} pin.
- 2. The device is in Normal Mode with OT-Prewarning, the chip temperature is below the OT-Prewarning level and a reset is performed by the $\overline{\text{RGS}}$ pin.

In the Normal Mode all functions are active and available with the regular limitations of the bootstrap principle. The gate drive output stages can be controlled with the input pins.

The Normal Mode can be left in 5 ways:

- 1. The devices goes to the Go-To-Sleep Mode by setting $\overline{\text{RGS}}$ to low for a time longer than t_{sleep} .
- 2. If a Over Temperature Prewarning occurs the device goes into the Normal Mode with OT-Prewarning.

Data Sheet 22 Rev. 1.0, 2008-12-04



- 3. If a VREG Under Voltage Shut Down occurs and no Over Temperature Prewarning is present, the device will go to VREG Shut-down Mode.
- 4. If VDD Under Voltage Shut Down occurs or a VREG Under Voltage Shut Down together with a Over Temperature Prewarning occurs, the device will go into Deadlock Mode.
- 5. If one or more of the following errors occur, the device goes to the Error Mode: VREG Under Voltage Shut Down, VDD Under Voltage Shut Down, Over Current Shut Down, VDH Over Voltage Shut Down, IOV Over Voltage Shut Down, Short Circuit Detection or SCDL Open Detection.

Go-To-Sleep Mode

The Go-To-Sleep Mode can be reached in 2 different ways:

- 1. The device is in Normal Mode and \overline{RGS} is set to low for a time longer than t_{sleep} .
- 2. The device is in VREG Shut-down Mode and $\overline{\rm RGS}$ is set to low for a time longer than $t_{\rm sleep}$.

In this mode all external MOSFETs are actively or passively switched off. An Error is set and is shown as long as VDD is sufficient high. In this mode VDD and VREG is switched off. As soon as VDD voltage reaches the $V_{\rm VDDsleep}$ level the IC goes into the Sleep Mode.

Normal Mode with Over Temperature Prewarning

This mode can be reached in 2 different ways:

- 1. The device is in Error Mode, the chip temperature is above the prewarning level while a reset is performed by the RGS pin.
- 2. The device is in Normal Mode and the chip temperature increases above the prewarning level.

In this mode all functions are active and available. The gate drive output stages can be controlled with the input pins with the regular limitations of the bootstrap principle.

The ERR pin is set to low and is latched.

There are 3 possibilities to leave this mode:

- 1. This mode can be left into the Normal Mode by applying a reset at RGS if the temperature has dropped below the Over Temperature pre-warning level.
- 2. The device goes into Error Mode if one of the following errors occurs: VREG Under Voltage Shut Down, VDD Under Voltage Shut Down, Over Current Shut Down, VDH Over Voltage Shut Down, IOV Over Voltage Shut Down, Short Circuit Detection or SCDL Open Detection.
- 3. The device goes into Deadlock Mode if either a VREG Under Voltage Shut Down or a VDD Under Voltage Shut Down occurs.

If the temperature is still in the pre-warning range and \overline{RGS} is low, the ERR pin gets high only during the time were \overline{RGS} is low and the IC stays in the "Normal Mode with Over Temperature Prewarning".

Deadlock Mode

This mode is intended to prevent the IC for long time toggling in Over Temperature if a short is present at the VDD pin.

There are 4 ways to enter this mode:

- The IC is in Error Mode and a VDD Under Voltage Shut Down occurs or a VREG Under Voltage Shut Down together with a Over Temperature Prewarning occurs
- 2. The IC is in Normal Mode with Over Temperature Prewarning and a VDD Under Voltage Shut Down or a VREG Under Voltage Shut Down occurs.
- 3. The IC is in Normal Mode and a VDD Under Voltage Shut Down occurs or a VREG Under Voltage Shut Down together with a Over Temperature Prewarning occurs.
- 4. The IC is in VREG Shut Down Mode and a VDD Under Voltage Shut Down or a Over Temperature Prewarning occurs.

In this mode VDD and VREG are switched off. The gates of the external MOSFETs are passively clamped.

Data Sheet 23 Rev. 1.0, 2008-12-04



The VDHS switch is deactivated.

The IC will not react to IFMA or INH signals. Even a Over Temperature Shut Down detection will have no influence. The internal logic is supplied and prevents the IC from going into "Go to sleep mode".

The only way to leave this state is that VS is lower than $V_{\rm VSLO}$, means a VS Under Voltage Lockout occurs. In this case the IC goes to Sleep Mode.

VREG Shut Down Mode

This mode is intended to prevent the IC for long time toggling in Over Temperature if a short is present at the VREG pin.

There are 2 ways to enter this mode:

- 1. The IC is in the Error Mode and a VREG Under Voltage Shut-down occurs without a Over Temperature Prewarning.
- 2. The IC is in the Normal Mode and a VREG Under Voltage Shut-down occurs without a Over Temperature Prewarning.

In this mode VREG is switched off, but VDD is still present. VDHS switch is still active. The PWM interface (IFMA) is working.

The IC will not react to IFMA or INH signals.

In this situation the μ C is still able to provide diagnostic information by the interface. It can prevent the IC from Goto-Sleep Mode and to avoid unintended toggling as long there is no Over Temperature Shut Down.

This state can be left by 2 ways:

- 1. The μ C has to set \overline{RGS} to low for a time longer than t_{sleep} . In this case the IC goes to Sleep Mode.
- 2. If a VDD Under Voltage Shut Down or a Over Temperature Prewarning occurs the IC will go into the Deadlock Mode.

9.2 Protection and Diagnosis Functions

9.2.1 Over Temperature Shut Down (OTSD)

If the junction temperature is exceeding the Over Temperature shut down level an error signal is set. The driver IC will pull- down the gate-source voltage of all external MOSFETs, deactivate the VDD and VREG supply and go directly into the Sleep Mode.

In the Sleep Mode the regular wake-up conditions will be used. Over Temperature cycling is possible and will lead to accelerated aging of the IC.

In Deadlock Mode an Over Temperature Shut Down is ignored.

9.2.2 Over Temperature Prewarning (OTPW)

The IC provides a digital Over Temperature Pre-Warning. If no other errors are present, the IC goes into "Normal Mode with Over Temperature Prewarning". This function is not available in Deadlock Mode.

9.2.3 Analog Temperature Monitoring

The TEMP output of the TLE7184F provides an analog voltage signal proportional to the chip temperature. This function is not available in Deadlock Mode.

9.2.4 VS Under Voltage Lockout (VS_UVLO)

The TLE7184F has an integrated VS Under Voltage Lockout, to assure that the behavior of the complete IC is predictable in all supply voltage ranges.

Data Sheet 24 Rev. 1.0, 2008-12-04



If the supply voltage at VS reaches the Under Voltage shut down level $V_{\rm VSLO}$ for a minimum specified filter time the IC goes into Go-to-Sleep Mode and finally into Sleep Mode.

9.2.5 VDD Under Voltage Diagnosis (VDD UVD)

The TLE7184F has an integrated VDD Under Voltage Diagnosis, to assure that the behavior of the bridge driver output stages is predictable in all supply voltage ranges.

If the voltage at VDD reaches the Under Voltage diagnosis level V_{UVVDD} for a minimum specified filter time an error is set the IC goes into Error Mode.




Figure 10 Timing of VDD Under Voltage Diagnosis

9.2.6 VDD Under Voltage Shut Down (VDD_UVSD)

The TLE7184F has an integrated VDD Under Voltage Shut Down, to avoid operation with VDD shorted to GND. If the supply voltage at VDD reaches the Under Voltage shut down level $V_{\rm VDDsleep}$, and the wake-up time is expired, VREG and VDD will be switched off and the IC will go to the Deadlock Mode.

9.2.7 VREG Under Voltage Diagnosis (VREG_UVD)

The TLE7184F has an integrated VREG Under Voltage Diagnosis, to assure that the behavior of the bridge driver output stages is predictable in all supply voltage ranges.

If the voltage at VREG reaches the Under Voltage diagnosis level V_{UVVR} for a minimum specified filter time an error is set the IC goes into Error Mode.



As long as the VS Under Voltage Lock Out is not reached, the low side MOSFETs will stay actively switched off. The status of the high side MOSFET drivers is dependent on the bootstrap voltage - which depends on the SHx voltage. It is expected that the SHx will be pulled to VDH level by the high side MOSFETs and this will switch off the high side MOSFETs passively.

In this situation the short circuit detection of this output stage is deactivated to avoid wrong error reporting.

9.2.8 VREG Under Voltage Shut Down (VREG_UVSD)

The TLE7184F has an integrated VREG Under Voltage Shut Down, to avoid operation with VREG shorted to GND.

If the supply voltage at VREG reaches the Under Voltage shut down level V_{VRSD} , "AND" no Over Temperature Prewarning is set "AND" the wake up time is expired, VREG will be switched off and the IC will go to the VREG Shut Down Mode. In this condition the μ C is still supplied and can communicate via the PWM interface (IFMA), the MOSFETs are switched off and an error is set. The only way to leave this mode is to go to Sleep Mode.

If the supply voltage at VREG reaches the Under Voltage shut down level $V_{\rm VRSD}$, "AND" Over Temperature Prewarning is set and the wake-up time is expired, VREG and VDD will be switched off and the IC will go to the "Dead Lock Mode".

The only way to leave this Deadlock Mode is to provoke a VS Under Voltage Shut Down, for example by removing battery voltage.

9.2.9 IOV and VDH Over Voltage Shut Down (IOV_OVSD, VDH_OVSD)

The TLE7184F has an integrated Over Voltage shut down to minimize risk of destruction of the IC at high supply voltages caused by violation of the maximum ratings.

The voltage is observed at the Over Voltage input pin IOV and at the VDH pin. If the voltage at the IOV pin or at the VDH exceeds the Over Voltage shut down level for more than the specified filter time the IC goes into Error Mode.

The effective Over Voltage level can be adjusted by a voltage divider at IOV connected to VDHS. The Over Voltage level at VDH is fix.

9.2.10 Dead Time and Shoot Through Protection

In bridge applications it has to be assured that the external high side and low side MOSFETs are not "on" at the same time, connecting directly the battery voltage to GND. The dead time generated in the TLE7184F is fixed to a minimum value if the DT pin is connected to GND. This function assures a minimum dead time if a common input signal for ILx and \overline{IHx} is used.

The dead time can be increased beyond the internal fixed dead time by connecting the DT pin via a dead time resistor $R_{\rm DT}$ to GND - the larger the dead time resistor the larger the dead time.

If an exact dead time of the bridge is needed the use of the µC PWM generation unit is recommended.

In case of an open DT pin, the dead time is set to the internal maximum value.

In addition to this dead time, the TLE7184F provides a locking mechanism, avoiding that both external MOSFETs of one half bridge can be switched on at the same time. This functionality is called shoot through protection.

If the command to switch on both high and low side switches in the same half bridge is given at the input pins, the command will be ignored. The outputs will stay in the situation like before the conflicting input.

9.2.11 Short Circuit Protection (SCP)

The TLE7184F provides a short circuit protection for the external MOSFETs. It is a monitoring of the drain-source voltage of the external MOSFETs. (see **Figure 3**)

The drain-source voltage monitoring of the short circuit detection for a certain external MOSFET is active as soon as the corresponding driver output stage is set to "on", the dead time and the blanking time is expired.

Data Sheet 26 Rev. 1.0, 2008-12-04



The blanking time starts when the dead time is expired and assures that the switch on process of the MOSFET is not taken into account. It is recommended to keep the switching times of the MOSFETs below the blanking time.

The short circuit detection level is adjustable in an analogue way by the voltage setting at the SCDL pin. There is a 1:1 translation between the voltage applied to the SCDL pin and the drain-source voltage limit. E.g. to trigger the SCD circuit at 1 V drain-source voltage, the SCDL pin must be set to 1 V as well. The drain-source voltage limit can be chosen between 0.3 ... 2 V.

If after the expiration of the blanking time the drain source voltage of the observed MOSFET is still higher then the SCDL level, the SCD filter time $t_{\rm SCP}$ starts to run. A capacitor is charged with a current. If the capacitor voltage reaches a specific level (filter time $t_{\rm SCP}$), the error signal is set and the IC goes into Error Mode. If the SCD condition is removed before the SC is detected, the capacitor is discharged with the same current. The discharging of the capacitor happens as well when the MOSFET is switched off. It has to be considered that the high side and the low side output of one phase are working with the same capacitor.

9.2.12 SCDL Pin Open Detection (SCDL_open)

For safety reasons an pull-up resistor at the SCDL pin assures that in case of an open pin the SCDL voltage is pulled to high levels. In this case an error is set and the IC goes into Error Mode.

9.2.13 Over Current Shut Down (OCSD)

The TLE7184F is monitoring the output signal of the operational amplifier. If the output signal reaches a specified level close to the upper rail (VDD) for a specified time, the System IC detects over current and sets an error signal. The driver output pulls down the gate-source voltage of all external MOSFETs actively and stays in the Error Mode.

9.2.14 VDD Current Limitation

The TLE7184F has an integrated voltage supply for an external μ C. The output current of the supply is limited to a specified value. This limitation does not cause any error reporting. If the current is limited for a longer time, the Over Temperature protection will react.

9.2.15 Passive Gxx Clamping

If VS Under Voltage Lock Out is detected or the device is in Sleep Mode, a passive clamping is active as long as the voltage at VS or VDH is higher than 3V. Even below 3V it is assured that the MOSFET driver stage will not switch on the MOSFET actively.

The passive clamping means that the BHx and the VREG pin are pulled to GND with specified pull down resistors. Together with the intrinsic diode of the push stage of the output stages which connect the gate output to BHx respectively VREG, this assures that the gate of the external MOSFETs are not floating undefined.

9.3 ERR Pin

The TLE7184F has a status pin to provide diagnostic feedback to the μ C. The logical output of this pin is an open drain output with integrated pull-down resistor to GND (see **Figure 11**).

Reset of error registers and Disable

The TLE7184F can be reset by the enable pin RGS. If the RGS pin is pulled to low for a specified minimum time, the error registers are cleared. If the error is still existing when the RGS pin is pulled to low, no reset will be performed and the ERR pin stays low. The only exemption of this behavior is the Over Temperature Prewarning. Even if the junction temperature is exceeding the over temperature prewarning level, the ERR signal goes to high when RGS is pulled low.

Figure 12 describes the timing behavior during error reset:

Data Sheet 27 Rev. 1.0, 2008-12-04



For more details see description of Error Mode and Normal Mode with Over Temperature Pre-Warning in Chapter 9.1.




Figure 11 Structure of ERR output




Figure 12 Enable / Disable timing



9.4 Electrical Characteristics

Electrical Characteristics - Protection and diagnostic functions

 $V_{\rm S}$ = 7.0 to 33V, $T_{\rm j}$ = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
Dead ti	me			"	•		
9.4.1	Programmable internal dead time	t_{DT}	0.08 0.25 0.62 1.0 2.0	0.14 0.41 1.05 1.85 3.82	0.20 0.57 1.45 2.7 5.6	μs	$R_{\mathrm{DT}} = 0 \ \Omega$ $R_{\mathrm{DT}} = 10 \ \mathrm{k}\Omega$ $R_{\mathrm{DT}} = 47 \ \mathrm{k}\Omega$ $R_{\mathrm{DT}} = 100 \ \mathrm{k}\Omega$ $R_{\mathrm{DT}} = 1000 \ \mathrm{k}\Omega$
9.4.2	Max. internal dead time	t_{DT_MAX}	2.3	_	6.4	μs	DT pin open
9.4.3	Dead time deviation between channels	d_{tDT}	-20 -15		20 15	%	– R _{DT} <=47 kΩ
9.4.4	Dead time deviation between channels LSoff -> HS on	d_{tDTH}	-14 -12		14	%	$R_{\rm DT} < 47 \text{ ks2}$ $-$ $R_{\rm DT} < 47 \text{ k}\Omega$
9.4.5	Dead time deviation between channels HSoff -> LS on	d_{tDTL}	-14	_	14	%	_
			-12	_	12	%	$R_{\rm DT}$ <=47 k Ω
	ircuit protection	T					
9.4.6	Short circuit protection detection level	$V_{\sf SCPDL}$	0.3	_	2	V	programmed by SCDL pin
9.4.7	Short circuit protection detection Accuracy	A_{SCP}	-30	_	+30	%	0.3V<= V _{SCDL} <1.2V
9.4.8	Short circuit protection detection Accuracy	A_{SCP}	-10	_	+10	%	1.2V<= V_{SCDL} <=2.0V
9.4.9	Filter time of short circuit protection	$t_{SCP(off)}$	2.3	_	4.3	μs	Ixx static on
9.4.10	Blanking time plus filter time of short circuit detection	t_{SCPTT}	4	_	8	μs	Ixx switching "off" to "on"
9.4.11	Internal pull-up resistor SCDL to V_{DD}	R_{SCDL}	180	300	420	kΩ	-
9.4.12	SCDL open pin detection level	$V_{\sf SCPOP}$	2.0	_	2.5	V	_
9.4.13	Filter time of SCDL open pin	$t_{\sf SCPOP}$	1	_	3.4	μs	_
9.4.14	SCDL open pin detection level hysteresis	V_{SCOPH}	_	0.3	-	V	_
Over- a	nd Under Voltage monitoring	l		1	1	1	-
9.4.15	Over Voltage shut down at IOV	V_{OVIOV}	4.15	_	4.4	V	IOV voltage increasing
9.4.16	Pull down resistor at IOV to GND	R_{IOV}	300	_	700	kΩ	_
9.4.17	Over Voltage shut down at VDH	V_{OVVDH}	33	_	37	V	VDH increasing
9.4.18	Over Voltage shut down filter time for IOV or VDH	$t_{\sf OV}$	13	-	23	μs	-
9.4.19	Under Voltage diagnosis at VREG	V_{UVVR}	5.5	_	6.5	V	VREG decreasing



Electrical Characteristics - Protection and diagnostic functions (cont'd)

 $V_{\rm S}$ = 7.0 to 33V, $T_{\rm j}$ = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	l	Limit Val	ues	Unit	Conditions
		Min.	Тур.	Max.		
Under Voltage diagnosis filter time for VREG	t_{UVVR}	10	-	30	μs	-
Under Voltage shut down at VREG	V_{VRSD}	1.5	_	2.3	V	VREG decreasing
Under Voltage lockout at VS	$V_{ m VSLO}$	4.4	5.0	5.5	V	$V_{ m VS}$ decreasing
Under Voltage lockout filter time for VS	$t_{\sf UVLO}$	1	_	3	μs	_
n ¹⁾						
ERR output voltage	V_{ERR}	4.4	_	_	V	No external load
Rise time ERR (20 - 80% of internal 5V)	$t_{f(ERR)}$	_	_	3	μs	$C_{LOAD} = 1nF;$
Internal pull-down resistor ERR to GND	$R_{f(ERR)}$	25	_	52	kΩ	-
nd Enable	ı		1		"	1
Low time of uC RGS signal without reset	t_{nres}	-	-	0.5	μs	-
Low time of uC RGS pin necessary to trigger reset and to clear error registers	t_{res}	3	-	-	μs	-
p and go-to-sleep						
Low level input voltage of RGS	V_{RGSLL}	_	_	1.6	V	_
High level input voltage of RGS	V_{RGSHL}	2.8	_	_	V	_
Input hysteresis of RGS ²⁾	d_{RGS}	100	_	_	mV	_
RGS pull-down resistors to GND	R_{RGS}	100	_	210	kΩ	_
Low level input voltage of $\overline{\text{INH}}^{3)}$ for wake up	V_{INHL}	_	_	0.75	V	-
High level input voltage of INH ³⁾ for wake up	V_{INHH}	2.1	-	_	V	-
INH pull-down resistors to GND	R_{INH}	100	_	210	kΩ	_
Wake up delay time		9	_	17	ms	
RGS low time for go-to-sleep	$t_{\sf sleep}$	20	_	50	μs	
$V_{\rm DD}$ voltage for changing from Go-to-Sleep Mode to Sleep Mode	$V_{ m DDsleep}$	1.5	-	2.3	V	-
V_{DD} Under Voltage Shut Down	$\overline{V_{\rm UVSDVDD}}$	1.5	_	2.3	V	_
	Under Voltage diagnosis filter time for VREG Under Voltage shut down at VREG Under Voltage lockout at VS Under Voltage lockout filter time for VS Under Voltage lockout filter time for VS Internal pull-down resistor ERR to GND Internal pull-down resistor ERR to GND Internal pull-down resistor ERR to GND Internal pull-down resistor ERR to GND Internal pull-down resistor ERR to GND Internal pull-down resistor ERR to GND Low time of uC RGS pin necessary to trigger reset and to clear error registers In pand go-to-sleep Low level input voltage of RGS Input hysteresis of RGS Input hysteresis of RGS Input hysteresis of RGS RGS pull-down resistors to GND Low level input voltage of INH3) for wake up High level input voltage of INH3) for wake up INH pull-down resistors to GND Wake up delay time RGS low time for go-to-sleep VDD voltage for changing from Go-to-Sleep Mode to Sleep Mode	Under Voltage diagnosis filter time for VREG Under Voltage shut down at VREG $V_{\rm VRSD}$ Under Voltage lockout at VS $V_{\rm VSLO}$ Under Voltage lockout filter time for $V_{\rm VSLO}$ Under Voltage lockout at VS $V_{\rm VSLO}$ Under Voltage lockout at VS $V_{\rm VSLO}$ Under Voltage lockout at VS $V_{\rm VSLO}$ Under Voltage Input voltage $V_{\rm ERR}$ Rise time ERR (20 - 80% of internal $V_{\rm IRR}$) Internal pull-down resistor ERR to GND $V_{\rm IRR}$ Low time of uC RGS signal without reset $V_{\rm IRR}$ Low time of uC RGS pin necessary to trigger reset and to clear error registers P and go-to-sleep Low level input voltage of RGS $V_{\rm RGSLL}$ High level input voltage of RGS $V_{\rm RGSHL}$ Input hysteresis of RGS ² $V_{\rm RGSHL}$ Input hysteresis of RGS ² $V_{\rm RGS}$ RGS pull-down resistors to GND $V_{\rm INHL}$ Wake up High level input voltage of $\overline{\rm INH}^3$ for wake up High level input voltage of $\overline{\rm INH}^3$ for wake up INH pull-down resistors to GND $V_{\rm INHH}$ Wake up delay time $V_{\rm Wake}$ RGS low time for go-to-sleep $V_{\rm DD}$ voltage for changing from Go-to-Sleep Mode to Sleep Mode	$\begin{array}{ c c c c }\hline & & & & & & & \\\hline & & & & & \\\hline & & & & $	Under Voltage diagnosis filter time for VREG Under Voltage shut down at VREG $V_{\rm VRSD}$ 1.5 - Under Voltage lockout at VS $V_{\rm VSLO}$ 4.4 5.0 Under Voltage lockout filter time for $V_{\rm VSLO}$ 1 - ERR output voltage $V_{\rm ERR}$ 4.4 - Rise time ERR (20 - 80% of internal $V_{\rm ICRR}$) 25 - Internal pull-down resistor ERR to GND Internal pull-down resistor ERR to GND Low time of uC RGS signal without $V_{\rm ICRR}$ 3 - Low time of uC RGS pin necessary to trigger reset and to clear error registers pand go-to-sleep Low level input voltage of RGS $V_{\rm RGSLL}$ - High level input voltage of RGS $V_{\rm RGSHL}$ 2.8 - Input hysteresis of RGS2 $V_{\rm RGS}$ 100 - RGS pull-down resistors to GND $V_{\rm INHL}$ - Low level input voltage of INH39 for $V_{\rm INHL}$ - wake up High level input voltage of INH39 for $V_{\rm INHL}$ 2.1 - wake up INH pull-down resistors to GND $V_{\rm INHL}$ 100 - Wake up delay time $V_{\rm Wake}$ 9 - RGS low time for go-to-sleep $V_{\rm Inh}$ 100 - Wake up delay time $V_{\rm Wake}$ 9 - RGS low time for go-to-sleep $V_{\rm Inh}$ 100 - RGS low time for go-to-sleep $V_{\rm Inh}$ 1.5 - RGS low time for go-to-sleep $V_{\rm Inh}$ 1.5 - RGS low time for go-to-sleep $V_{\rm Inh}$ 1.5 - RGS low time for go-to-sleep $V_{\rm Inh}$ 1.5 - RGS low time for go-to-sleep $V_{\rm Inh}$ 2.1 - RGS low time for go-to-sleep $V_{\rm Inh}$ 1.5 - RGS low time for go-to-sleep $V_{\rm Inh}$ 1.5 - RGS low time for go-to-sleep $V_{\rm Inh}$ 1.5 - RGS low time for go-to-sleep $V_{\rm Inh}$ 1.5 -	$\begin{array}{ c c c c }\hline & Min. & Typ. & Max.\\ \hline Under Voltage diagnosis filter time & $t_{\rm UVVR}$ & 10 & - & 30\\ \hline Under Voltage shut down at VREG & $V_{\rm VSLO}$ & 1.5 & - & 2.3\\ \hline Under Voltage lockout at VS & $V_{\rm VSLO}$ & 4.4 & 5.0 & 5.5\\ \hline Under Voltage lockout filter time for & $t_{\rm UVLO}$ & 1 & - & 3\\ \hline Under Voltage lockout filter time for & $V_{\rm VSLO}$ & 4.4 & 5.0 & 5.5\\ \hline Under Voltage lockout filter time for & $t_{\rm UVLO}$ & 1 & - & 3\\ \hline VS & 10 & - & 3\\ \hline ERR output voltage & $V_{\rm ERR}$ & 4.4 & - & -\\ \hline Rise time $\overline{\rm ERR}$ (20 - 80\% of internal & $t_{\rm I(ERR)}$ & - & - & 3\\ \hline SV) & Internal pull-down resistor $\overline{\rm ERR}$ to & $R_{\rm I(ERR)}$ & 25 & - & 52\\ \hline NO & & & & & & & & & & & & \\ \hline Internal pull-down resistor $\overline{\rm ERR}$ to & $R_{\rm I(ERR)}$ & 25 & - & 52\\ \hline NO & & & & & & & & & & & & \\ \hline NO & & & & & & & & & & & & \\ \hline Internal pull-down resistor $\overline{\rm ERR}$ to & $R_{\rm I(ERR)}$ & 25 & - & 52\\ \hline NO & & & & & & & & & & & \\ \hline NO & & & & & & & & & & & \\ \hline NO & & & & & & & & & & & \\ \hline NO & & & & & & & & & & & \\ \hline NO & & & & & & & & & & & \\ \hline NO & & & & & & & & & & & \\ \hline NO & & & & & & & & & & \\ \hline NO & & & & & & & & & & \\ \hline NO & & & & & & & & & & \\ \hline NO & & & & & & & & & & \\ \hline NO & & & & & & & & & \\ \hline NO & & & & & & & & & \\ \hline NO & & & & & & & & & \\ \hline NO & & & & & & & & & \\ \hline NO & & & & & & & & & \\ \hline NO & & & & & & & & & \\ \hline NO & & & & & & & & \\ \hline NO & & & & & & & & \\ \hline NO & & & & & & & & \\ \hline NO & & & & & & & & \\ \hline NO & & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & \\ \hline NO & & & & & & & $	$\begin{array}{ c c c c }\hline & & & & & & & & & & & & & & & & & \\ & & & & & & & & & & & & & \\ & & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & $

¹⁾ ERR pin and Reset & Enable functional between $V_{\rm VS}$ =6 ... 7V, but characteristics might be out of specified range

Data Sheet 30 Rev. 1.0, 2008-12-04

²⁾ Not subject to production test; specified by design

³⁾ These levels are valid for wake up of the IC. The input levels for INH deciding the output state of INHD are shown in Chapter 8.4



Electrical Characteristics - Protection and diagnostic functions

 $V_{\rm S}$ = 6.0 to 33V, $T_{\rm j}$ = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	ı	Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
Tempe	ature monitoring	+	·	+		-	
9.4.40	Over Temperature shut down	$T_{\rm j(SD)}$	160	170	180	°C	1)
9.4.41	Over Temperature pre-warning	$T_{j(PW)}$	130	140	150	°C	1)
9.4.42	Difference between Over Temperature shut down level and Over Temperature pre-Warning level	$d_{Tj(SDPW)}$	20	30	40	°C	1)_
9.4.43	Analog temperature output at 25°C	V_{ATRT}	1.15	_	1.8	V	C_{load} <=1.5nF; T_{i} =25°C
9.4.44	Analog temperature output coefficient	K_{ATRT}	4.57	_	5.20	mV/K	$C_{\text{load}} \leq 1.5 \text{nF 1}$
9.4.45	Analog temperature output drift over lifetime ¹⁾	V_{ATRTd}	0	_	+6	mV	$C_{load} <= 1.5 nF$
9.4.46	Analog temperature range ¹⁾	T_{AT}	-40	_	175	°C	_
Over cu	irrent detection	1					
9.4.47	Over current detection level in% of V_{VDD}	V_{OCTH}	92	_	96.5	%	_
9.4.48	Filter time for over current detection	$t_{\rm OC}$	1.8	_	4.2	μs	_
Under \	oltage monitoring VDD	•			•	•	
9.4.49	Under Voltage shut down at $V_{\mathrm{DD}}^{\mathrm{2)}}$	V_{UVVDD}	3.7	_	4.2	V	V_{VDD} decreasing
9.4.50	Under Voltage shut down filter time		15	_	45	μs	_

¹⁾ Not subject to production test; specified by design

Data Sheet 31 Rev. 1.0, 2008-12-04

²⁾ For Under Voltage detection level during go-to-sleep see V_{DDsleep}

Application Description

10 Application Description

In the automotive sector there are more and more applications requiring high performance motor drives, such as HVAC fans, engine cooling fans, pumps etc.. In these applications 3 phase motors, synchronous and asynchronous, are used, combining high output performance, low space requirements and high reliability.




Figure 13 Application Circuit TLE7184F

Note: This is a simplified example of an application circuit. The function must be verified in the real application

Package Outlines

11 Package Outlines




Figure 14 PG-VQFN-48

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Revision History

12 Revision History

Revision	Date	Changes
Rev.1.0 2008-12-04		- Test conditions of bias current into BHx modified
		- Current between BHx and SHx adapted
		- IFMA internal pull-up resistor to VS modified
		- Matching of internal pull-up / pulldown resistor expanded
		- Filter time of short circuit protection test conditions improved
		- Blanking time plus filter time of short circuit detection test conditions added - Filter time for over current detection expanded

Edition 2008-12-04

Published by Infineon Technologies AG 81726 Munich, Germany © 2008 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.