

# **High Performance 1A LDO**

### **ISL80101-ADJ**

The ISL80101-ADJ is a low voltage, high current, single output LDO specified at 1A output current. This LDO operates from input voltages from 2.2V to 6V, and is capable of providing output voltages from 0.8V to 5V. The ISL80101-ADJ features an adjustable output. For the fixed output version of the ISL80101, please refer to the ISL80101 datasheet.

A sub-micron BiCMOS process is utilized for this product family to deliver the best in class analog performance and overall value. This CMOS LDO will consume significantly lower quiescent current as a function of load compared to bipolar LDOs, which translates into higher efficiency and packages with smaller footprints. State of the art internal compensation achieves a very fast load transient response. An external capacitor on the soft-start pin provides an adjustable soft-starting ramp. The ENABLE feature allows the part to be placed into a low quiescent current shutdown mode. A Power-Good logic output signals a fault condition.

Table 1 shows the differences between the ISL80101-ADJ and others in its family:

TABLE 1. KEY DIFFERENCES BETWEEN FAMILY OF PARTS

PART NUMBER	PROGRAMMABLE ILIMIT	I <sub>LIMIT</sub> (DEFAULT)	ADJ OR FIXED V <sub>OUT</sub>
ISL80101-ADJ	No	1.75A	ADJ
ISL80101	No	1.75A	1.8V, 2.5V, 3.3V, 5.0V
ISL80101A	Yes	1.62A	ADJ
ISL80121-5	Yes	0.75A	5.0V

### **Features**

- ±0.2% initial V<sub>OUT</sub> Accuracy
- $\pm 1.8\%$  V<sub>OUT</sub> Accuracy Guaranteed Over Line, Load and T<sub>I</sub> = -40 ° C to +125 ° C
- Very Low 130mV Dropout Voltage at V<sub>OUT</sub> = 2.5V
- · Very Fast Transient Response
- · Programmable Soft-starting
- · Power-Good Output
- · Excellent 58dB PSRR at 1kHz
- · Current Limit Protection
- Thermal Shutdown Function
- Available in a 10 Ld DFN Package
- Pb-Free (RoHS Compliant)

## **Applications**

- DSP, FPGA and µP Core Power Supplies
- · Noise-Sensitive Instrumentation Systems
- · Post Regulation of Switched Mode Power Supplies
- · Industrial Systems
- Medical Equipment
- Telecommunications and Networking Equipment
- Servers
- Hard Disk Drives (HD/HDD)




FIGURE 1. TYPICAL APPLICATION CIRCUIT





FIGURE 2. DROPOUT vs LOAD CURRENT

# **Block Diagram**



# **Ordering Information**


PART NUMBER (Notes 3, 4)	PART MARKING	V <sub>OUT</sub> VOLTAGE (Note 2)	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG DWG. #
ISL80101IRAJZ (Note 1)	DZAB	ADJ	-40 to +125	10 Ld 3x3 DFN	L10.3x3
ISL80101EVAL2Z	Evaluation Board				

### NOTES:

- 1. Add "-T\*" for Tape and Reel. Please refer to TB347 for details on reel specifications.
- 2. For other output voltages, contact Intersil Marketing.
- 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. For Moisture Sensitivity Level (MSL), please see device information page for ISL80101-ADJ. For more information on MSL please see techbrief TB363.

# **Pin Configurations**

ISL80101-ADJ (10 LD 3x3 DFN) TOP VIEW



# **Pin Descriptions**

PIN NUMBER	PIN NAME	DESCRIPTION
1, 2	V <sub>OUT</sub>	Regulated output voltage. A minimum 10µF X5R/X7R output capacitor is required for stability. See "External Capacitor Requirements" on page 8 for more details.
3	ADJ	This pin is connected to the feedback resistor divider and provides voltage feedback signals for the LDO to set the output voltage. In addition, the PGOOD circuit uses this input to monitor the output voltage status.
4	PG	This is an open drain logic output used to indicate the status of the output voltage. Logic low indicates V <sub>OUT</sub> is not in regulation. Must be grounded if not used.
5	GND	Ground.
6	SS	External capacitor on this pin adjusts startup ramp and controls inrush current.
7	ENABLE	V <sub>IN</sub> independent chip enable. TTL and CMOS compatible.
8	NC	No connection. Leave floating.
9, 10	V <sub>IN</sub>	Input supply. A minimum of 10µF X5R/X7R input capacitor is required for proper operation. See "External Capacitor Requirements" on page 8 for more details.
-	EPAD	EPAD at ground potential. It is recommended to solder the EPAD to the ground plane.

### **Absolute Maximum Ratings**

V <sub>IN</sub> Relative to GND (Note 5)0.3V to +6.5V
V <sub>OUT</sub> Relative to GND (Note 5)0.3V to +6.5V
PG, ENABLE, ADJ, SS
Relative to GND (Note 5)0.3V to +6.5V
ESD Rating
Human Body Model (Tested per JESD22 A114F)2.5kV
Machine Model (Tested per JESD22 A115C) 250V
Latch Up (Tested per JESD78C, Class 2, Level A) ±100mA at +85°C

### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}(^{\circC/W})$	θ <sub>JC</sub> (°C/W)
10 Ld DFN Package (Notes 6, 7)	48	7
Storage Temperature Range	6!	5°C to +150°C
Junction Temperature		+150°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

### Recommended Operating Conditions (Notes 8, 9)

Junction Temperature Range (TJ) (Note 8)	40°C to +125°C
V <sub>IN</sub> Relative to GND	
V <sub>OUT</sub> Range	800mV to 5V
PG, ENABLE, SENSE/ADJ, SS relative to GND	0V to 6V
PG Sink Current	<10mA

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

### NOTES:

- 5. ABS max voltage rating is defined as the voltage applied for a lifetime average duty cycle above 6V of 1%.
- θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 7. For  $\theta_{\text{JC}}$ , the "case temp" location is the center of the exposed metal pad on the package underside.
- 8. Extended operation at these conditions may compromise reliability. Exceeding these limits will result in damage. Recommended operating conditions define limits where specifications are guaranteed.
- 9. Electromigration specification defined as lifetime average junction temperature of +110°C where max rated DC current = lifetime average current.

**Electrical Specifications** Unless otherwise noted,  $V_{IN} = V_{OUT} + 0.4V$ ,  $V_{OUT} = 1.8V$ ,  $C_{IN} = C_{OUT} = 2.2\mu F$ ,  $T_J = +25^{\circ} C$ . Applications must follow thermal guidelines of the package to determine worst case junction temperature. Please refer to "Applications Information" on page 8 and Tech Brief TB379. Boldface limits apply over the operating temperature range, -40°C to +125°C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 10)	TYP	MAX (Note 10)	UNITS
DC CHARACTERISTICS			"			
Feedback Pin (ADJ Option Only)	$V_{ADJ}$	$2.2V \le V_{IN} \le 6V$ , OA < $I_{LOAD}$ < 1A	491	500	509	mV
DC Input Line Regulation	ΔV <sub>OUT</sub> / ΔV <sub>IN</sub>	V <sub>OUT</sub> + 0.5V < V <sub>IN</sub> < 5V			1	%
DC Output Load Regulation	∆V <sub>OUT</sub> / ∆I <sub>OUT</sub>	0A < I <sub>LOAD</sub> < 1A, All voltage options	-1			%
Feedback Input Current		V <sub>ADJ</sub> = 0.5V		0.01	1	μΑ
Ground Pin Current	ΙQ	I <sub>LOAD</sub> = 0A, 2.2V < V <sub>IN</sub> < 6V		3	5	mA
		I <sub>LOAD</sub> = 1A, 2.2V < V <sub>IN</sub> < 6V		5	7	mA
Ground Pin Current in Shutdown	I <sub>SHDN</sub>	ENABLE Pin = 0.2V, V <sub>IN</sub> = 6V		0.2	12	μΑ
Dropout Voltage (Note 11)	V <sub>DO</sub>	I <sub>LOAD</sub> = 1A, V <sub>OUT</sub> = 2.5V		130	212	mV
Output Short Circuit Current	OCP	V <sub>OUT</sub> = 0V, 2.2V < V <sub>IN</sub> < 6V		1.75		Α
Thermal Shutdown Temperature	TSD	2.2V < V <sub>IN</sub> < 6V		160		°C
Thermal Shutdown Hysteresis (Rising Threshold)	TSDn	2.2V < V <sub>IN</sub> < 6V		30		°C
AC CHARACTERISTICS			<u> </u>		1	
Input Supply Ripple Rejection	PSRR	f = 1kHz, I <sub>LOAD</sub> = 1A; V <sub>IN</sub> = 2.2V		58		dB
		f = 120Hz, I <sub>LOAD</sub> = 1A; V <sub>IN</sub> = 2.2V		72		dB
Output Noise Voltage		I <sub>LOAD</sub> = 1A, BW = 10Hz < f < 100kHz		63		μV <sub>RMS</sub>

### **ISL80101-ADJ**

**Electrical Specifications** Unless otherwise noted,  $V_{IN} = V_{OUT} + 0.4V$ ,  $V_{OUT} = 1.8V$ ,  $C_{IN} = C_{OUT} = 2.2\mu$ F,  $T_J = +25^{\circ}$ C. Applications must follow thermal guidelines of the package to determine worst case junction temperature. Please refer to "Applications Information" on page 8 and Tech Brief TB379. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 10)	TYP	MAX (Note 10)	UNITS
ENABLE PIN CHARACTERISTICS						
Turn-on Threshold		2.2V < V <sub>IN</sub> < 6V	0.3	0.8	1	٧
Hysteresis (Rising Threshold)		2.2V < V <sub>OUT</sub> + 0.4V < 6V	10	80	200	m۷
ENABLE Pin Turn-on Delay		C <sub>OUT</sub> = 10μF, I <sub>LOAD</sub> = 1A		100		μs
ENABLE Pin Leakage Current		V <sub>IN</sub> = 6V, ENABLE = 3V			1	μΑ
SOFT-START CHARACTERISTICS			,		1	I .
SS Pin Currents (Note 12)	IPD	V <sub>IN</sub> = 3.5V, ENABLE = 0V, SS = 1V	0.5	1	1.3	mA
	ICHG		-3.3	-2	-0.8	μΑ
PG PIN CHARACTERISTICS	1		-		II.	
V <sub>OUT</sub> PG Flag Threshold			75	85	92	%V <sub>OUT</sub>
V <sub>OUT</sub> PG Flag Hysteresis				4		%
PG Flag Low Voltage		V <sub>IN</sub> = 2.5V, I <sub>SINK</sub> = 500μA			100	mV
PG Flag Leakage Current		V <sub>IN</sub> = 6V, PG = 6V			1	μΑ

### NOTES:

- 10. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
- 11. Dropout is defined as the difference in supply  $V_{IN}$  and  $V_{OUT}$  when the supply produces a 2% drop in  $V_{OUT}$  from its nominal voltage.
- 12. I<sub>PD</sub> is the internal pull down current that discharges the external SS capacitor on disable. I<sub>CHG</sub> is the current from the SS pin that charges the external SS capacitor during start-up.

# **Typical Operating Performance**

Unless otherwise noted: V<sub>IN</sub> = 2.2V, V<sub>OUT</sub> = 1.8V, C<sub>IN</sub> = C<sub>OUT</sub> = 10 $\mu$ F, T<sub>J</sub> = +25 °C, I<sub>L</sub> = 0A.




FIGURE 3. DROPOUT vs TEMPERATURE




FIGURE 4. V<sub>OUT</sub> vs TEMPERATURE




FIGURE 5. OUTPUT VOLTAGE vs SUPPLY VOLTAGE




FIGURE 6. OUTPUT VOLTAGE vs OUTPUT CURRENT




FIGURE 7. GROUND CURRENT vs LOAD CURRENT




FIGURE 8. GROUND CURRENT vs SUPPLY VOLTAGE

# **Typical Operating Performance**

Unless otherwise noted:  $V_{IN}$  = 2.2V,  $V_{OUT}$  = 1.8V,  $C_{IN}$  =  $C_{OUT}$  = 10 $\mu$ F,  $T_J$  = +25 °C,  $I_L$  = 0A. (Continued)




FIGURE 9. LOAD TRANSIENT RESPONSE




FIGURE 12. PSRR vs FREQUENCY AND LOAD CURRENT




FIGURE 10. CURRENT LIMIT vs TEMPERATURE (VOUT = 0V)




FIGURE 11. ENABLE START-UP (Css = 2.2nF)




FIGURE 13. PSRR vs FREQUENCY AND OUTPUT CAPACITANCE ( $I_{OUT} = 100 \text{mA}$ )

# **Typical Operating Performance**

Unless otherwise noted:  $V_{IN}$  = 2.2V,  $V_{OUT}$  = 1.8V,  $C_{IN}$  =  $C_{OUT}$  = 10 $\mu$ F,  $T_J$  = +25 °C,  $I_L$  = 0A. (Continued)




FIGURE 14. LINE TRANSIENT RESPONSE


ISL80101-ADJ is capable of delivering output voltages from 0.8V

to 5.0V. Due to the nature of an LDO, V<sub>IN</sub> must be some margin higher than VOLIT plus dropout at the maximum rated current of the application if active filtering (PSRR) is expected from VIN to

VOLT. The very low dropout specification of this family of LDOs allows applications to design for a level of efficiency that can

accommodate profiles smaller than the T0220/263.

**Input Voltage Requirements** 



Equation 2 determines the CSS required for a specific start-up in-rush current, where  $V_{OUT}$  is the output voltage,  $C_{OUT}$  is the total capacitance on the output and I<sub>INRUSH</sub> is the desired in-rush

$$\textbf{C}_{\text{SS}} = \frac{\textbf{V}_{\text{OUT}}\textbf{x}\textbf{C}_{\text{OUT}}\textbf{x}\textbf{2}\mu\textbf{A}}{\textbf{I}_{\text{INRUSH}}\textbf{x}\textbf{0.5}\textbf{V}} \tag{EQ. 2}$$

The external capacitor is always discharged to ground at the beginning of start-up or enabling.

### **Enable Operation Output Voltage Selection**

The Enable turn-on threshold is typically 800mV with 80mV of hysteresis. This pin must not be left floating, and should be tied to  $V_{IN}$  if not used. A 1k $\Omega$  to 10k $\Omega$  pull-up resistor is required for applications that use open collector or open drain outputs to control the Enable pin. An internal pull-up or pull-down resistor to change these values is available upon request. The Enable pin may be connected directly to VIN for applications with outputs that are always on.

An external resistor divider, R1 and R2 as referenced in Figure 1 on page 1, is used to scale the output voltage relative to the internal reference voltage. The output voltage can be programmed to any level between 0.8V and 5V. The recommended value for R2 is 500  $\!\Omega$  to 5k  $\!\Omega$  . R1 is then chosen to satisfy Equation 3..

$$V_{OUT} = 0.5V \times \left(\frac{R_2}{R_1} + 1\right)$$
 (EQ. 3)

### **Power-Good Operation**

PG is a logic output that indicates the status of VOLIT. The PG flag is an open-drain NMOS that can sink up to 10mA. It requires an external pull-up resistor typically connected to the VOLIT pin. The PG pin should not be pulled up to a voltage source greater than V<sub>IN</sub>. PG goes low when the output voltage drops below 84% of the nominal output voltage or if the part is disabled. The PG comparator functions during current limit and thermal shutdown. For applications not using this feature, connect this pin to ground.

### **External Capacitor Requirements**

External capacitors are required for proper operation. Careful attention must be paid to the layout guidelines and selection of capacitor type and value to ensure optimal performance.

### **Soft-Start Operation**

The soft-start circuit controls the rate at which the output voltage rises up to regulation at power-up or LDO enable. This start-up ramp time can be set by adding an external capacitor from the SS pin to ground. An internal 2µA current source charges up this CSS and the feedback reference voltage is clamped to the voltage across it. The start-up time is set by Equation 1.

### **OUTPUT CAPACITOR**

The ISL80101-ADJ applies state-of-the-art internal compensation to keep the selection of the output capacitor simple for the customer. Stable operation over full temperature, V<sub>IN</sub> range, Voll range and load extremes are guaranteed for all capacitor types and values assuming the minimum recommended ceramic capacitor is used for local bypass on VOUT. There is a growing trend to use very-low ESR multilayer ceramic capacitors (MLCC) because they can support fast load transients and also bypass very high frequency noise from other sources. However, the effective capacitance of MLCCs drops with applied voltage, age,

FIGURE 15. OUTPUT NOISE SPECTRAL DENSITY

and temperature. X7R and X5R dieletric ceramic capacitors are strongly recommended as they typically maintain a capacitance range within ±20% of nominal voltage over full operating ratings of temperature and voltage. This output capacitor must be connected to the V<sub>OUT</sub> and GND pins of the LDO with PCB traces no longer than 0.5cm.

Additional capacitors of any value in ceramic, POSCAP, alum/tantalum electrolytic types may be placed in parallel to improve PSRR at higher frequencies and/or load transient AC output voltage tolerances. The use of Cpb (see following section) is recommended when only the minimum recommended ceramic capacitor is used on the output. Please refer to Table 2 for these minimum conditions for various output voltages.

### **Phase Boost Capacitor**

A small phase boost capacitor, Cpb, can be placed across the top resistor, R2, in the feedback resistor divider network in order to place a zero at:

$$\textbf{F}_{z} = \frac{1}{2\pi x \textbf{R}_{2} x \textbf{C}_{\textbf{PB}}} \tag{EQ. 4}$$

This zero increases the crossover frequency of the LDO and provides additional phase resulting in faster load transient response.

It is important to note that LDO stability and load transient performance are affected by the type of output capacitor used. For optimal result, empirical tuning of CPB is suggested for each specific application. It is recommended to not use  $C_{PB}$  when high ESR capacitors such as Aluminum Electrolytic or Tantalum are used on the output.

Table 2 shows the recommended minimum ceramic COLIT and corresponding CPB, R2 and R1 for different output voltages.

TABLE 2. RECOMMENDED  $C_{PB}$  FOR DIFFERENT  $V_{OUT}$  AND  $C_{OUT}$ 

V <sub>OUT</sub> (V)	$\mathbf{R_2}$ (k $\Omega$ )	$\mathbf{R_1}$ (k $\Omega$ )	C <sub>OUT</sub> (µF)	C <sub>PB</sub> (pF)
5.0	2.61	0.287	10	100
3.3	2.61	0.464	10	100
2.5	2.61	0.649	10	82
1.8	2.61	1.0	10	82
1.5	2.61	1.3	10	68
1.5	2.61	1.3	22	150
1.2	2.61	1.87	22	120
1.2	2.61	1.87	47	270
1.0	2.61	2.61	47	220
0.8	2.61	4.32	47	220

### **INPUT CAPACITOR**

For proper operation, a minimum capacitance of 10µF X5R/X7R is required at the input. This ceramic input capacitor must be connected to the V<sub>IN</sub> and GND pins of the LDO with PCB traces no longer than 0.5cm.

### **Power Dissipation and Thermals**

The junction temperature must not exceed the range specified in the "Recommended Operating Conditions (Notes 8, 9)" on page 4. The power dissipation can be calculated by using Equation 5:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$
 (EQ. 5)

The maximum allowable junction temperature,  $T_{J(MAX)}$  and the maximum expected ambient temperature, TA(MAX) determine the maximum allowable power dissipation, as shown in Equation 6:

$$P_{D(MAX)} = (T_{J(MAX)} - T_{A})/\theta_{JA}$$
 (EQ. 6)

 $\theta_{\,\text{IA}}$  is the junction-to-ambient thermal resistance.

For safe operation, enure that the power dissipation PD, calculated from Equation 5, is less than the maximum allowable power dissipation  $P_{D(MAX)}$ .

The DFN package uses the copper area on the PCB as a heat-sink. The EPAD of this package must be soldered to the copper plane (GND plane) for effective heat dissipation. Figure 16 shows a curve for the  $\theta_{JA}$  of the DFN package for different copper area sizes.




FIGURE 16. 3mmx3mm-10 PIN DFN ON 4-LAYER PCB WITH THERMAL VIAS  $\theta_{JA}$  vs EPAD-MOUNT COPPER LAND **AREA ON PCB** 

### **Thermal Fault Protection**

The power level and the thermal impedance of the package (+45°C/W for DFN) determine when the junction temperature exceeds the thermal shutdown temperature. In the event that the die temperature exceeds around +160°C, the output of the LDO will shut down until the die temperature cools down to about +130°C.

### **Current Limit Protection**

The ISL80101-ADJ LDO incorporates protection against overcurrent due to any short or overload condition applied to the output pin. The LDO performs as a constant current source when the output current exceeds the current limit threshold noted in the "Electrical Specifications" table on page 4. If the short or overload condition is removed from VOLIT, then the output returns to normal voltage regulation mode. In the event of an overload condition, the LDO may begin to cycle on and off due to the die temperature exceeding thermal fault condition and subsequently cooling down after the power device is turned off.

### **ISL80101-ADJ**

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
8/3/11	FN7834.1	PAGE 1  1. Introduction, paragraph 1: Last two sentences removed, and replaced with: "The ISL80101-ADJ features an adjustable output. For the fixed output version of the ISL80101, please refer to the ISL80101 datasheet."  2. Table 1: Replaced Table 1 with Table 1 from FN6931 to include the "ADJ or Fixed VOUT" column and "ISL80101-ADJ" row.  3. Features: "Available in a 10 Ld DFN Package" has "TO220-5, TO263-5 and SOT223-5 to follow soon" removed.  PAGE 5  1. Enable Pin Characteristics a. "Enable Pin Turn-on Delay" changed to "ENABLE Pin Turn-on Delay" b. "Enable Pin Leakage Current" changed to "ENABLE Pin Leakage Current"  PAGE 7  Figure 9: Timescale changed from "20μs/DIV" to "TIME (20μs/DIV)"
		PAGE 8 2. Equation 1 - Parentheses deleted.
		3. Equation 2 - Parentheses deleted.
3/31/11	FN7834.0	Initial Release.

### **Products**

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <a href="https://www.intersil.com/products">www.intersil.com/products</a> for a complete list of Intersil product families.

\*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <a href="ISL80101-ADJ">ISL80101-ADJ</a>

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: http://rel.intersil.com/reports/search.php

For additional products, see <a href="www.intersil.com/product-tree">www.intersil.com/product-tree</a>

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>


intersil


## **Package Outline Drawing**

## L10.3x3

10 LEAD DUAL FLAT PACKAGE (DFN) Rev 6, 09/09







### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm$  0.05
- Lead width applies to the metallized terminal and is measured between 0.18mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.