

Precision Single and Dual Low Noise Operational Amplifiers

ISL28127, ISL28227

The ISL28127 and ISL28227 are very high precision amplifiers featuring very low noise, low offset voltage, low input bias current and low temperature drift making them the ideal choice for applications requiring both high DC accuracy and AC performance. The combination of precision, low noise, and small footprint provides the user with outstanding value and flexibility relative to similar competitive parts.

Applications for these amplifiers include precision active filters, medical and analytical instrumentation, precision power supply controls, and industrial controls.

The ISL28127 single and ISL28227 dual are available in an 8 Ld SOIC, TDFN and MSOP packages. All devices are offered in standard pin configurations and operate over the extended temperature range to -40 $^{\circ}$ C to +125 $^{\circ}$ C.

Features

Very Low Voltage Noise	2.5nV/Hz
Low Input Offset	70µV, Max.
Superb Offset Drift	0.5μV/°C, Max.
Input Bias Current	
Wide Supply Range	4.5V to 40V
Gain-bandwidth Product 10N	MHz Unity Gain Stable

Applications

· No Phase Reversal

- · Precision Instruments
- · Medical Instrumentation
- Industrial Controls
- · Active Filter Blocks
- Data Acquisition
- Power Supply Control

Related Literature

- AN1508: ISL281x7SOICEVAL1Z Evaluation Board User's Guide
- AN1509: ISL282x7SOICEVAL1Z Evaluation Board User's Guide




FIGURE 1. TYPICAL APPLICATION




FIGURE 2. INPUT NOISE VOLTAGE SPECTRAL DENSITY


1


Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	V _{OS} (MAX) (μV)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL28127FBZ	28127 FBZ	70	8 Ld SOIC	M8.15E
ISL28127FRTBZ	8127	75 (B Grade)	8 Ld TDFN	L8.3x3A
ISL28127FRTZ	-C 8127	150 (C Grade)	8 Ld TDFN	L8.3x3A
ISL28127FUBZ	8127Z	70 (B Grade)	8 Ld MSOP	M8.118
ISL28127FUZ	8127Z -C	150 (C Grade)	8 Ld MSOP	M8.118
ISL28227FBZ	28227 FBZ	75	8 Ld SOIC	M8.15E
ISL28227FRTBZ	8227	75 (B Grade)	8 Ld TDFN	L8.3x3A
ISL28227FRTZ	-C 8227	150 (C Grade)	8 Ld TDFN	L8.3x3A
ISL28227FUBZ	8227Z	75 (B Grade)	8 Ld MSOP	M8.118
ISL28227FUZ	8227Z -C	150 (C Grade)	8 Ld MSOP	M8.118
ISL28127SOICEVAL1Z	Evaluation Board		<u>, </u>	
ISL28127MSOPEVAL1Z	Evaluation Board			
ISL28227SOICEVAL2Z	Evaluation Board			

- 1. Add "-T*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
 tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pbfree products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL28227. For more information on MSL please see techbrief IB363.


Pin Configurations







Pin Descriptions

ISL28127 (8 LD SOIC, 8 LD MSOP)	ISL28127 (8 LD TDFN)	ISL28227 (8 LD SOIC, 8 LD MSOP)	ISL28227 (8 LD TDFN)	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION
	3			+IN	Circuit 1	Amplifier non-inverting input
3		3	3	+IN_A	Circuit 1	Amplifier A non-inverting input
4	4	4	4	V-	Circuit 3	Negative power supply
		5	5	+IN_B	Circuit 1	Amplifier B non-inverting input
	2			-IN	Circuit 1	Amplifier inverting input
		6	6	-IN_B	Circuit 1	Amplifier B inverting input
	6			V _{out}	Circuit 2	Amplifier output
		7	7	V _{OUT} B	Circuit 2	Amplifier B output
7	7	8	8	V+	Circuit 3	Positive power supply
6		1	1	V _{OUT} A	Circuit 2	Amplifier A output
2		2	2	-IN_A	Circuit 1	Amplifier A inverting input
1, 5, 8	1, 5, 8			NC	-	Not Connected – This pin is not electrically connected internally.
	PD			PD	-	Thermal Pad. Pad should be connected to lowest potential source in the circuit.







Absolute Maximum Ratings

Maximum Supply Voltage	42V
Maximum Differential Input Current	20mA
Maximum Differential Input Voltage	
Min/Max Input Voltage	V 0.5V to V+ + 0.5V
Max/Min Input Current for	
Input Voltage >V+ or <v< td=""><td> ±20mA</td></v<>	±20mA
Output Short-Circuit Duration	
(1 Output at a Time)	Indefinite
ESD Tolerance	
Human Body Model (Tested per JESD22-A114F)
ISL28127	
ISL28227	6.0kV
Machine Model (Tested per EIA/JESD22-A115-A	A) 500V
Charged Device Model (Tested per JESD22-C10	1D) 1.5kV
Di-electrically Isolated PR40 process	Latch-up free

Thermal Information

Thermal Resistance (Typical)	$\theta_{JA}(^{c}C/W)$	θ_{JC} (°C/W)
8 Ld SOIC (Note 5, 7)		
ISL28127	120	60
ISL28227	110	55
8 Ld TDFN (Notes 4, 6)		
ISL28127	48	7
ISL28227	47	6
8 Ld MSOP (Note 5, 7)		
ISL28127	155	50
ISL28227	150	45
Storage Temperature Range	6	5°C to +150°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/phfree/Ph-FreeRe	eflow asn	

nttp.// www.intersii.com/ porrec/1 b-rrecitenow.c

Operating Conditions

Ambient Operating Temperature Range	40°C to +125°C
Maximum Operating Junction Temperature	+150°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 5. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 6. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 7. For $\theta_{\mbox{\scriptsize JC}},$ the "case temp" location is taken at the package top center.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_O = 0V$, $R_L = 0$ pen, $T_A = +25$ °C, unless otherwise noted. **Boldface limits apply over the operating temperature range, -40**°C to +125°C.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
V _{os}	Offset Voltage; SOIC Package	ISL28127	-70	10	70	μV
			-120	-	120	μV
		ISL28227	-75	10	75	μV
			-150	-	150	μV
	Offset Voltage; MSOP Grade B Package	ISL28127	-70	-10	70	μV
			-150	-	150	μV
	Offset Voltage;	ISL28127	-75	-10	75	μV
	TDFN Grade B Package		-160	-	160	μV
	Offset Voltage; MSOP, TDFN Grade B Package	ISL28227	-75	-10	75	μV
			-150	-	150	μV
	Offset Voltage;	ISL28127	-150	-10	150	μV
	MSOP, TDFN Grade C Package	ISL28227	-250	-	250	μV

Electrical Specifications

 V_S ±15V, V_{CM} = 0, V_O = 0V, R_L = 0pen, T_A = +25°C, unless otherwise noted. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
TCV _{OS}	Offset Voltage Drift;	ISL28127	-0.5	0.1	0.5	μV/°C
	SOIC Package	ISL28227	-0.75	0.1	0.75	μV/°C
	Offset Voltage Drift; MSOP, Grade B	ISL28127	-0.80	0.1	0.80	μV/°C
	Offset Voltage Drift; TDFN, Grade B	ISL28127	-0.90	0.1	0.90	μV/°C
	Offset Voltage Drift; MSOP, TDFN, Grade B	ISL28227	-0.75	0.1	0.75	μV/°C
	Offset Voltage Drift; MSOP, TDFN, Grade C	ISL28127 ISL28227	-1	0.1	1	μV/°C
I _{os}	Input Offset Current		-10	1	10	nA
			-12	-	12	nA
I _B	Input Bias Current		-10	1	10	nA
			-12	-	12	nA
V _{CM}	Input Voltage Range	Guaranteed by CMRR	-13	-	13	٧
			-12	-	12	٧
CMRR	Common-Mode Rejection Ratio	V _{CM} = -13V to +13V	115	120	-	dB
		V _{CM} = -12V to +12V	115	-	-	dB
PSRR	Power Supply Rejection Ratio ISL28127	V _S = ±2.25V to ±20V	115	125	-	dB
F		$V_S = \pm 3V \text{ to } \pm 20V$	115	-	-	dB
	Power Supply Rejection Ratio ISL28227	V _S = ±2.25V to ±20V	110	117	-	dB
		$V_S = \pm 3V \text{ to } \pm 20V$	110	-	-	dB
A _{VOL}	Open-Loop Gain	$V_0 = -13V$ to +13V R _L = 10k Ω to ground	1000	1500	-	V/mV
V _{OH}	Output Voltage High	$R_L = 10k\Omega$ to ground	13.5	13.65	-	٧
			13.2	-	-	٧
		$R_L = 2k\Omega$ to ground	13.4	13.5	-	V
			13.1	-	-	V
V _{OL}	Output Voltage Low	$R_L = 10k\Omega$ to ground	-	-13.65	-13.5	٧
			-	-	-13.2	٧
		$R_L = 2k\Omega$ to ground	-	-13.5	-13.4	٧
			-	-	-13.1	V
I _S	Supply Current/Amplifier		-	2.2	2.8	mA
			-	-	3.7	mA
I _{SC}	Short-Circuit	$R_L = 0\Omega$ to ground	-	±45	-	mA
V _{SUPPLY}	Supply Voltage Range	Guaranteed by PSRR	±2.25	-	±20	V
SPECIFICATI	ONS	l			<u> </u>	
GBW	Gain Bandwidth Product		-	10	-	MHz
e _{np-p}	Voltage Noise	0.1Hz to 10Hz	-	85	-	nV _{P-P}
e _n	Voltage Noise Density	f = 10Hz	-	3	-	nV/√Hz
e _n	Voltage Noise Density	f = 100Hz	-	2.8	-	nV/√Hz

Electrical Specifications

 V_S ±15V, V_{CM} = 0, V_O = 0V, R_L = 0pen, T_A = +25°C, unless otherwise noted. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
e _n	Voltage Noise Density	f = 1kHz	-	2.5	-	nV/√Hz
e _n	Voltage Noise Density	f = 10kHz	-	2.5	-	nV/√Hz
in	Current Noise Density	f = 10kHz	-	0.4	-	pA/√Hz
THD + N	Total Harmonic Distortion + Noise	1kHz, G = 1, V_0 = 3.5 V_{RMS} , R_L = 2k Ω	-	0.00022	-	%
TRANSIENT RE	SPONSE		-		1	
SR	Slew Rate	$A_V = 10, R_L = 2k\Omega, V_0 = 4V_{P-P}$	-	±3.6	-	V/µs
t _r , t _f , Small Signal	Rise Time 10% to 90% of V _{OUT}	$A_V = -1, V_{OUT} = 100 \text{mV}_{P-P},$ $R_f = R_g = 2k\Omega, R_L = 2k\Omega \text{ to } V_{CM}$	-	36	-	ns
	Fall Time 90% to 10% of V _{OUT}	$A_V = -1, V_{OUT} = 100 \text{mV}_{P-P},$ $R_f = R_g = 2k\Omega, R_L = 2k\Omega \text{ to } V_{CM}$	-	38	-	ns
t _s	Settling Time to 0.1% 10V Step; 10% to V _{OUT}	$A_V = -1 V_{OUT} = 10V_{P-P},$ $R_g = R_f = 10k, R_L = 2k\Omega \text{ to } V_{CM}$	-	3.4	-	μs
	Settling Time to 0.01% 10V Step; 10% to V _{OUT}	$A_V = -1$, $V_{OUT} = 10V_{P-P}$, $R_L = 2k\Omega$ to V_{CM}	-	3.8	-	μs
t _{OL}	Output Overload Recovery Time	$A_V = 100, V_{ N} = 0.2V$ $R_L = 2k\Omega \text{ to } V_{CM}$	-	1.7	-	μs

Electrical Specifications $V_S \pm 5V$, $V_{CM} = 0$, $V_0 = 0V$, $T_A = +25\,^{\circ}$ C, unless otherwise noted. Boldface limits apply over the operating temperature range, -40 °C to +125 °C.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
V _{os}	Offset Voltage; SOIC Package	ISL28127	-70	10	70	μV
			-120	-	120	μV
		ISL28227	-75	10	75	μ۷
			-150	-	150	μV
	Offset Voltage;	ISL28127	-70	-10	70	μV
	MSOP Grade B Package		-150	-	150	μV
	Offset Voltage;	ISL28127	-75	-10	75	μV
	TDFN Grade B Package		-160	-	160	μV
	Offset Voltage;	ISL28227	-75	-10	75	μV
	MSOP, TDFN Grade B Package		-150	-	150	μV
	Offset Voltage; MSOP, TDFN Grade C Package	ISL28127	-150	-10	150	μV
		ISL28227	-250	-	250	μV
TCV _{OS}	Offset Voltage Drift;	ISL28127	-0.5	0.1	0.5	μV/°C
	SOIC Package	ISL28227	-0.75	0.1	0.75	μV/°C
	Offset Voltage Drift; MSOP, Grade B	ISL28127	-0.80	0.1	0.80	μV/°C
	Offset Voltage Drift; TDFN, Grade B	ISL28127	-0.90	0.1	0.90	μV/°C
	Offset Voltage Drift; MSOP, TDFN, Grade B	ISL28227	-0.75	0.1	0.75	μV/°C
	Offset Voltage Drift; MSOP, TDFN, Grade C	ISL28127 ISL28227	-1	0.1	1	μV/°C

Electrical Specifications

 $\rm V_S$ ±5V, $\rm V_{CM}$ = 0, $\rm V_0$ = 0V, $\rm T_A$ = +25 °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -40 °C to +125 °C.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
Ios	Input Offset Current		-10	1	10	nA
			-12	-	12	nA
I _B	Input Bias Current		10	1	10	nA
			-12	-	12	nA
V _{CM}	Common Mode Input Voltage Range	Guaranteed by CMRR	-3	-	3	V
			-2	-	2	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = -3V to +3V	115	120	-	dB
		V _{CM} = -2V to +2V	115	-	-	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.25 V \text{ to } \pm 5 V$	115	125	-	dB
		V _S = ±3V to ±5V	115	-	-	dB
A _{VOL}	Open-Loop Gain	$V_0 = -3V \text{ to } +3V$ $R_L = 10k\Omega \text{ to ground}$	1000	1500	-	V/mV
V _{OH}	Output Voltage High	$R_L = 10k\Omega$ to ground	3.5	3.65	-	V
			3.2	-	-	V
		$R_L = 2k\Omega$ to ground	3.4	3.5	-	
			3.1	-	-	V
V _{OL}	Output Voltage Low	$R_L = 10k\Omega$ to ground	-	-3.65	-3.5	V
			-	-	-3.2	V
		$R_L = 2k\Omega$ to ground	-	-3.5	-3.4	
			-	-	-3.1	V
I _S	Supply Current/Amplifier		-	2.2	2.8	mA
			-	-	3.7	mA
I _{sc}	Short-Circuit		-	±45	-	mA
SPECIFICATI	IONS					
GBW	Gain Bandwidth Product		-	10	-	MHz
THD + N	Total Harmonic Distortion + Noise	1kHz, G = 1, Vo = $2.5V_{RMS}$, R _L = $2k\Omega$	-	0.0034	-	%
RANSIENT RE	SPONSE					
SR	Slew Rate	$A_V = 10$, $R_L = 2k\Omega$	-	±3.6	-	V/µs
t _r , t _f , Small Signal	Rise Time 10% to 90% of V _{OUT}	$\begin{aligned} &A_V = -1, V_{OUT} = 100 m V_{P-P}, \\ &R_f = R_g = 2 k \Omega, R_L = 2 k \Omega \text{ to } V_{CM} \end{aligned}$	-	36	-	ns
	Fall Time 90% to 10% of V _{OUT}	$\begin{aligned} &A_V = -1, V_{OUT} = 100 m V_{P-P}, \\ &R_f = R_g = 2 k \Omega, R_L = 2 k \Omega \text{ to } V_{CM} \end{aligned}$	-	38	-	ns
t _s	Settling Time to 0.1%	$A_V = -1, V_{OUT} = 4V_{P-P},$ $R_f = R_g = 2k\Omega, R_L = 2k\Omega \text{ to } V_{CM}$	-	1.6	-	μs
	Settling Time to 0.01%	$A_V = -1$, $V_{OUT} = 4V_{P-P}$, $R_f = R_g = 2k\Omega$, $R_L = 2k\Omega$ to V_{CM}	-	4.2	-	μs

NOTE:

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.




FIGURE 3. INPUT NOISE VOLTAGE 0.1Hz to 10Hz




FIGURE 4. INPUT NOISE VOLTAGE SPECTRAL DENSITY




FIGURE 5. INPUT NOISE CURRENT SPECTRAL DENSITY




FIGURE 6. PSRR vs FREQUENCY, $V_S = \pm 5V$, $\pm 15V$




FIGURE 7. CMRR vs FREQUENCY, $V_S = \pm 2.25, \pm 5V, \pm 15V$




FIGURE 8. V_{OS} vs TEMPERATURE vs V_{SUPPLY}




FIGURE 9. IB+ vs TEMPERATURE vs SUPPLY VOLTAGE




FIGURE 10. IB- vs TEMPERATURE vs SUPPLY VOLTAGE




FIGURE 11. I_{OS} vs TEMPERATURE vs SUPPLY VOLTAGE




FIGURE 12. INPUT OFFSET VOLTAGE vs INPUT COMMON MODE VOLTAGE, $V_S = \pm 15V$




FIGURE 13. INPUT OFFSET VOLTAGE DISTRIBUTION, $V_S = \pm 15V$




FIGURE 14. INPUT OFFSET VOLTAGE DISTRIBUTION, $V_S = \pm 5V$




FIGURE 15. OFFSET VOLTAGE DRIFT DISTRIBUTION, $V_S = \pm 15V$




FIGURE 16. OFFSET VOLTAGE DRIFT DISTRIBUTION, $V_S = \pm 5V$




FIGURE 17. I_{B+} INPUT BIAS CURRENT DRIFT DISTRIBUTION, $V_S = \pm 15 V$




FIGURE 18. I_{B+} INPUT BIAS CURRENT DRIFT DISTRIBUTION, $V_S = \pm 5 \text{V}$




FIGURE 19. IB. INPUT BIAS CURRENT DRIFT DISTRIBUTION, $V_S = \pm 15 \text{V} \label{eq:VS}$




FIGURE 20. IB- INPUT BIAS CURRENT DRIFT DISTRIBUTION, $V_S = \pm 5 \text{V} \label{eq:VS}$




FIGURE 21. INPUT OFFSET CURRENT DISTRIBUTION, $V_S = \pm 15V$




FIGURE 22. INPUT OFFSET CURRENT DISTRIBUTION, $V_S = \pm 5V$




FIGURE 23. V_{OH} vs TEMPERATURE, $V_{S} = \pm 15V$




FIGURE 24. V_{OL} vs TEMPERATURE, $V_{S} = \pm 15V$




FIGURE 25. OPEN-LOOP GAIN, PHASE vs FREQUENCY, $\mathbf{R_L=10k}\Omega,\,\mathbf{C_L=10pF}$




FIGURE 26. OPEN-LOOP GAIN, PHASE vs FREQUENCY, $\mathbf{R_{I}=10k}\Omega,\,\mathbf{C_{I}=100pF}$

$\textbf{Typical Performance Curves} \ \ v_{\text{S}} = \pm \textbf{15} \text{V}, \ \text{VCM} = 0 \text{V}, \ R_{\text{L}} = \text{Open, unless otherwise specified. (Continued)}$




FIGURE 27. FREQUENCY RESPONSE vs CLOSED LOOP GAIN




FIGURE 28. FREQUENCY RESPONSE vs FEEDBACK RESISTANCE $R_{\rm f}/R_{\rm g}$




FIGURE 29. GAIN vs FREQUENCY vs R_L




FIGURE 30. GAIN vs FREQUENCY vs CL




FIGURE 31. GAIN vs FREQUENCY vs SUPPLY VOLTAGE




FIGURE 32. LARGE SIGNAL 10V STEP RESPONSE, $V_S = \pm 15V$




FIGURE 33. LARGE SIGNAL TRANSIENT RESPONSE vs $R_L V_S = \pm 5V, \pm 15V$




FIGURE 34. SMALL SIGNAL TRANSIENT RESPONSE, $V_S = \pm 5V$, $\pm 15V$




FIGURE 35. POSITIVE OUTPUT OVERLOAD RESPONSE TIME, $V_S = \pm 15V$




FIGURE 36. NEGATIVE OUTPUT OVERLOAD RESPONSE TIME, V_S = ±15V




FIGURE 37. % OVERSHOOT vs LOAD CAPACITANCE, $V_S = \pm 15V$

Applications Information

Functional Description

The ISL28127 and ISL28227 are single and dual, low noise 10MHz BW precision op amps. Both devices are fabricated in a new precision 40V complementary bipolar DI process. A superbeta NPN input stage with input bias current cancellation provides low input bias current (1nA typical), low input offset voltage (10µV typ), low input noise voltage (3nV/ $\sqrt{\text{Hz}}$), and low 1/f noise corner frequency (5Hz). These amplifiers also feature high open loop gain (1500V/mV) for excellent CMRR (120dB) and THD+N performance (0.0002% @ 3.5V_{RMS}, 1kHz into 2k Ω). A complimentary bipolar output stage enables high capacitive load drive without external compensation.

Operating Voltage Range

The devices are designed to operate over the 4.5V ($\pm 2.25V$) to 40V ($\pm 20V$) range and are fully characterized at 10V ($\pm 5V$) and 30V ($\pm 15V$). Parameter variation with operating voltage is shown in the "Typical Performance Curves" beginning on page 8.

Input ESD Diode Protection

The input terminals (IN+ and IN-) have internal ESD protection diodes to the positive and negative supply rails, and an additional anti-parallel diode pair across the inputs (see Figures 38 and 39).




FIGURE 38. INPUT ESD DIODE CURRENT LIMITING- UNITY GAIN

For unity gain applications (see Figure 38) where the output is connected directly to the non-inverting input a current limiting resistor (R_{IN}) will be needed under the following conditions to protect the anti-parallel differential input protection diodes.

- The amplifier input is supplied from a low impedance source.
- The input voltage rate-of-rise (dV/dt) exceeds the maximum slew rate of the amplifier (±3.6V/µs).

If the output lags far enough behind the input, the anti-parallel input diodes can conduct. For example, if an input pulse ramps from 0V to ± 10 V in 1µs, then the output of the ISL28x27 will reach only ± 3.6 V (slew rate = 3.6V/µs) while the input is at 10V, The input differential voltage of 6.4V will force input ESD diodes to conduct, dumping the input current directly into the output stage and the load. The resulting current flow can cause permanent damage to the ESD diodes. The ESD diodes are rated to 20mA, and in the previous example, setting R $_{\rm IN}$ to 1k resistor (see Figure 38) would limit the current to < 6.4mA, and provide additional protection up to ± 20 V at the input.

In applications where one or both amplifier input terminals are at risk of exposure to high voltage, current limiting resistors may be needed at each input terminal (see Figure 39 $R_{\text{IN}}^{+},\,R_{\text{IN}}^{-})$ to limit current through the power supply ESD diodes to 20mA.




FIGURE 39. INPUT ESD DIODE CURRENT LIMITING DIFFERENTIAL INPUT

Output Current Limiting

The output current is internally limited to approximately ±45mA at +25 °C and can withstand an short circuit to either rail as long as the power dissipation limits are not exceeded. This applies to only 1 amplifier at a time for the dual op amp. Continuous operation under these conditions may degrade long term reliability.

Output Phase Reversal

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL28127 and ISL28227 are immune to output phase reversal, even when the input voltage is 1V beyond the supplies.

Power Dissipation

It is possible to exceed the +150 °C maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$T_{JMAX} = T_{MAX} + \theta_{JA} xPD_{MAXTOTAL}$$
 (EQ. 1)

where:

- P_{DMAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- PD_{MAX} for each amplifier can be calculated using Equation 2:

$$PD_{MAX} = V_S \times I_{qMAX} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_I}$$
 (EQ. 2)

where:

- T_{MAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_S = Total supply voltage
- I_{aMAX} = Maximum quiescent supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application

R_I = Load resistance

ISL28127 and ISL28227 SPICE Model

Figure 40 shows the SPICE model schematic and Figure 41 shows the net list for the ISL28127 and ISL28227 SPICE model. The model is a simplified version of the actual device and simulates important AC and DC parameters. AC parameters incorporated into the model are: 1/f and flatband noise, Slew Rate, CMRR, Gain and Phase. The DC parameters are VOS, IOS, total supply current and output voltage swing. The model does not model input bias current. The model uses typical parameters given in the "Electrical Specifications" Table beginning on page 4. The AVOL is adjusted for 128dB with the dominate pole at 5Hz. The CMRR is set higher than the "Electrical Specifications" Table to better match design simulations (150dB, f = 50Hz). The input stage models the actual device to present an accurate AC representation. The model is configured for ambient temperature of +25°C.

Figures 42 through 57 show the characterization vs simulation results for the Noise Voltage, Closed Loop Gain vs Frequency, Closed Loop Gain vs Rf/Rg, Closed Loop Gain vs RL, Closed Loop Gain vs CL, Large Signal 10V Step Response, Open Loop Gain Phase and Simulated CMRR vs Frequency.


LICENSE STATEMENT

The information in this SPICE model is protected under the United States copyright laws. Intersil Corporation hereby grants users of this macro-model hereto referred to as "Licensee", a nonexclusive, nontransferable licence to use this model as long as the Licensee abides by the terms of this agreement. Before using this macro-model, the Licensee should read this license. If the Licensee does not accept these terms, permission to use the model is not granted.

The Licensee may not sell, loan, rent, or license the macromodel, in whole, in part, or in modified form, to anyone outside the Licensee's company. The Licensee may modify the macro-model to suit his/her specific applications, and the Licensee may make copies of this macro-model for use within their company only.

This macro-model is provided "AS IS, WHERE IS, AND WITH NO WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUY NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."

In no event will Intersil be liable for special, collateral, incidental, or consequential damages in connection with or arising out of the use of this macro-model. Intersil reserves the right to make changes to the product and the macro-model without prior notice.



```
* source ISL28127_SPICEmodel
                                                       R_R7
                                                                    VG V++ 572.958E6 TC=0,0
* Revision C, August 8th 2009 LaFontaine
                                                                    V-- VG 572.958E6 TC=0,0
                                                       R R8
                                                       C_C2
                                                                    VG V++ 55.55e-12 TC=0,0
* Model for Noise, supply currents, 150dB f=50Hz
                                                                    V-- VG 55.55e-12 TC=0,0
CMRR, *128dB f=5Hz AOL
                                                       C_C3
*Copyright 2009 by Intersil Corporation
                                                       D_D4
                                                                    13 V++ DX
*Refer to data sheet "LICENSE STATEMENT" Use of
                                                       D_D5
                                                                    V-- 14 DX
                                                       V V3
                                                                    13 VG 1.86
*this model indicates your acceptance with the
                                                                    VG 14 1.86
*terms and provisions in the License Statement.
                                                        V_V4
* Connections: +input
                    -input
                                                        *Mid supply Ref
                        +Vsupply
                                                                   VMID V++ 1 TC=0,0
                                                       R_R9
                             -Vsupply
                                                       R_R10
                                                                     V-- VMID 1 TC=0,0
                                  output
                                                                 V+ V- DC 2.2E-3
                                                       I_ISY
                                  V++ 0 V+ 0 1
                                                       E E2
.subckt ISL28127subckt Vin+ Vin-V+ V- VOUT
                                                       E_E3
                                                                    V-- 0 V- 0 1
* source ISL28127_SPICEMODEL_0_0
                                                        *Common Mode Gain Stage with Zero
*Voltage Noise
                                                                   V++ VC VCM VMID 31.6228e-9
                                                       G G5
            IN+ VIN+ 25 0 1
                                                       G_G6
                                                                   V-- VC VCM VMID 31.6228e-9
R_R17
            25 0 377.4 TC=0,0
                                                       R_R11
                                                                    VC 17 1 TC=0,0
D_D12
            24 25 DN
                                                       R_R12
                                                                    18 VC 1 TC=0,0
V_V7
            24 0 0.1
                                                       L_L1
                                                                   17 V++ 3.183e-3
                                                                    18 V-- 3.183e-3
                                                       L_L2
*Input Stage
I_IOS
             IN+ VIN- DC 1e-9
                                                        *Output Stage with Correction Current Sources
            IN+ VIN- 2E-12
C C6
                                                                   VOUT V++ V++ VG 1.11e-2
                                                       G G7
R R1
            VCM VIN- 5ell TC=0,0
                                                                    V-- VOUT VG V-- 1.11e-2
                                                       G G8
            IN+ VCM 5ell TC=0,0
R_R2
                                                       G_G9
                                                                    22 V-- VOUT VG 1.11e-2
            2 VIN- 1 SuperB
Q_Q1
                                                                    23 V-- VG VOUT 1.11e-2
                                                       G_G10
            3 8 1 SuperB
Q_Q2
                                                                    VG 20 DX
                                                       D_D6
            V-- 1 7 Mirror
Q_Q3
                                                       D D7
                                                                    21 VG DX
0_04
            4 6 2 Cascode
                                                       D_D8
                                                                    V++ 22 DX
0 05
            5 6 3 Cascode
                                                       D D9
                                                                    V++ 23 DX
            4 V++ 4.45e3 TC=0,0
R R3
                                                                     V-- 22 DY
                                                       D D10
            5 V++ 4.45e3 TC=0,0
R R4
                                                                     V-- 23 DY
                                                       D_D11
C_C4 VIN- 0 2.5e-12
                                                       V_V5
                                                                    20 VOUT 1.12
C_C5 8 0 2.5e-12
                                                                    VOUT 21 1.12
                                                       V_V6
D D1
            6 7 DX
                                                       R R15
                                                                     VOUT V++ 9E1 TC=0,0
             1 V-- DC 200e-6
I_IEE
                                                       R R16
                                                                     V-- VOUT 9E1 TC=0,0
I IEE1
             V++ 6 DC 96e-6
V_VOS
             9 IN+ 10e-6
                                                       .model SuperB npn
             8 9 VC VMID 1
E_EOS
                                                        + is=184E-15 bf=30e3 va=15 ik=70E-3 rb=50
                                                        + re=0.065 rc=35 cje=1.5E-12 cjc=2E-12
*1st Gain Stage
                                                        + kf=0 af=0
            V++ 11 4 5 0.0487707
G G1
                                                        .model Cascode npn
G_G2
            V-- 11 4 5 0.0487707
                                                        + is=502E-18 bf=150 va=300 ik=17E-3 rb=140
R R5
            11 V++ 1 TC=0,0
                                                       + re=0.011 rc=900 cje=0.2E-12 cjc=0.16E-12f
            V-- 11 1 TC=0,0
R_R6
                                                        + kf=0 af=0
D D2
            10 V++ DX
                                                        .model Mirror pnp
D D3
            V-- 12 DX
                                                       + is=4E-15 bf=150 va=50 ik=138E-3 rb=185
V_V1
            10 11 1.86
                                                        + re=0.101 rc=180 cje=1.34E-12 cjc=0.44E-12
            11 12 1.86
                                                        + kf=0 af=0
                                                        .model DN D(KF=6.69e-9 AF=1)
*2nd Gain Stage
                                                       .MODEL DX D(IS=1E-12 Rs=0.1)
            V++ VG 11 VMID 4.60767E-3
G G3
                                                        .MODEL DY D(IS=1E-15 BV=50 Rs=1)
            V-- VG 11 VMID 4.60767E-3
G_G4
                                                        .ends ISL28127subckt
```

FIGURE 41. SPICE NET LIST

Characterization vs Simulation Results




FIGURE 42. CHARACTERIZED INPUT NOISE VOLTAGE




FIGURE 43. SIMULATED INPUT NOISE VOLTAGE




FIGURE 44. CHARACTERIZED CLOSED LOOP GAIN vs FREQUENCY




FIGURE 45. SIMULATED CLOSED LOOP GAIN vs FREQUENCY




FIGURE 46. CHARACTERIZED CLOSED LOOP GAIN vs R_f/R_g




FIGURE 47. SIMULATED CLOSED LOOP GAIN vs $\rm R_{\it f}/R_{\it g}$

Characterization vs Simulation Results (Continued)




FIGURE 48. CHARACTERIZED CLOSED LOOP GAIN vs $\rm R_L$




FIGURE 49. SIMULATED CLOSED LOOP GAIN vs R_L




FIGURE 50. CHARACTERIZED CLOSED LOOP GAIN vs CL




FIGURE 51. SIMULATED CLOSED LOOP GAIN vs CL




FIGURE 52. CHARACTERIZED LARGE SIGNAL 10V STEP RESPONSE




FIGURE 53. SIMULATED LARGE SIGNAL 10V STEP RESPONSE

Characterization vs Simulation Results (Continued)




FIGURE 54. SIMULATED OPEN-LOOP GAIN, PHASE vs FREQUENCY




FIGURE 55. SIMULATED OPEN-LOOP GAIN, PHASE vs FREQUENCY




FIGURE 56. CHARACTERIZED CMRR vs FREQUENCY




FIGURE 57. SIMULATED CMRR vs FREQUENCY

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

REVISION	DATE	CHANGE
FN6633.6	12/13/10	page 3: The ISL28227 8 LD TDFN Pin configuration: Vout_A and Vout_B labels on pins 1 and 7 changed to VoutA and VoutB Figure 8: labeled red curve Vs = ± 5 V and blue curve Vs = ± 15 V.
	12/10/10	-Converted to New Intersil Template -Added AN1509 in Related Literature on page 1 -Removed Titles from Graphics on page 1 and replaced with Figure names -Changed copyright to legal's suggested verbiage on page 1 -Updated Ordering Information table on page 2. Removed Coming Soon for ISL28127FRTBZ and ISL28127FUBZ parts. Added in the Vos (MAX) numbers in those rows (75 and 70 respectively)Changed Tape and Reel Note in ordering information to "Add T*" to include all Tape and Reel additions -Updated Electrical Spec Table page 4 and page 5 for Vos and TCVos oAdded data row for Offset Voltage; MSOP Grade B Package; ISL28127 oAdded data row for Offset Voltage Drift; MSOP Grade B Package; ISL28127 oAdded data row for Offset Voltage Drift; MSOP Grade B Package; ISL28127 oAdded data row for Offset Voltage Drift; TDFN Grade B Package; ISL28127 oRemoved - Temperature data established by characterization from conditions (New standard note covers this verbiage) oChanged Note: "Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested". TO: Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or designUpdated Typical Performance Curves oUpdated typical plot of Vos vs Temp for Figure 8. oAdded: IB+ vs Temp vs Vsupply plot; IB- vs Temp vs Vsupply plot; Figures 9, 10, 11 oAdded: Vos distribution Vs=15V plot; TCIB+ distribution Vs=5V plot; TCIB- distribution Vs=15V plot; TCIB- distribution Vs=5V plot; TCIB- distribution Vs=15V plot; TCIB- distribution Vs=5V
FN6633.5	9/10/10	plot; TClos distribution Vs=15V plot; TClos distribution Vs=5V plot (Figures 13 thru 22) - Updated ordering information by removing Note 2, which referenced "-T13" tape and reel option and revised Note 1 to include "-T7A" tape and reel option. Removed Note reference next to part numbers and placed under part number in table head indicating that it references all parts. Change shows that all parts now have -T7, -T7A, and -T13 tape and reel options
FN6633.4	7/2/10	In "Ordering Information" on page 2: Removed "Coming Soon" from ISL28127FRTZ, ISL28227FRTBZ, ISL28227FRTZ, ISL28227FUZ. Updated the part marking for ISL28127FRTBZ from "127Z" to "8127" Updated the part marking for ISL28127FRTZ from "-C 127Z" to "-C 8127" Updated the part marking for ISL28227FRTBZ from "227Z" to "8227" Updated the part marking for ISL28227FRTZ from "-C 227Z" to "-C 8227" Updated the part marking for ISL28227FRTZ from "-C 227Z" to "-C 8227" Added V _{OS} of 75µV for ISL28227FRTBZ Added V _{OS} of 75µV for ISL28227FUBZ Added Evaluation Boards ISL28127MSOPEVAL1Z and ISL28227SOICEVAL2Z
		In "Thermal Information" on page 4, for 8 Ld TDFN, corrected Theta J_A note from Note 5 to Note 4. In $V_S \pm 15V$ "Electrical Specifications" table on page 4, added V_{OS} specs for ISL28227 MSOP, TDFN Grade B Packages. Added TCV _{OS} specs for ISL28227 MSOP, TDFN Grade B Packages Changed TYP for "Offset Voltage; MSOP, TDFN Grade C Package" from $10\mu V$ to $-10\mu V$ In $V_S \pm 5V$ "Electrical Specifications" table on page 6, added V_{OS} specs for SOIC ISL28227. Added V_{OS} specs for MSOP, TDFN Grade B and C Packages. Added TCV _{OS} specs for SOIC ISL28227. Added TCV _{OS} specs for MSOP, TDFN Grade B and C Packages
FN6633.3	3/11/10	PODs M8.118 and L8.3x3A - Updated to new intersil format by adding land pattern and moving dimensions from table onto drawing.
	3/3/10	On page 2: Under "Ordering Information" ISL28227FBZ: Changed Vos max from 80µV to 75µV On page 4: Changed: 1. ISL28227 SOIC Room Temp limit for Vos from 80µV (MAX) and -80µV (MIN) to 75µV (MAX) and -75µV (MIN). 2. ISL28227 SOIC Full Temp limit for Vos from 160µV (MAX) and -160µV (MIN) to 150µV (MAX) and -150µV (MIN) 3. ISL28227 SOIC limit for TCVos from 0.8µV (MAX) and -0.8µV (MIN) to 0.75µV (MAX) and -0.75µV (MIN)

FN6633.6
December 16, 2010

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev. (Continued)

REVISION	DATE	CHANGE
FN6633.3 (Continued)	3/2/10	In "Absolute Maximum Ratings" on page 4, HBM for ISL28227 changed from "4kV" to "6kV" In "Thermal Information" on page 4, Tjc values for ISL28227 changed: For MSOP from "50" to "45" For SOIC from "60" to "55"
	2/25/10	In the "Ordering Information" (page 2): Part Number Part Marking Vos (Max) (uV) ISL28127FRTBZ TBD instead of 70 ISL28127FRTZ -C 127Z instead of 127Z C
		ISL28127FUBZ
		Removed "Coming Soon) for ISL28127FUZ package ISL28227FBZ 80 instead of 70 Removed "Coming Soon) for ISL28227FBZ package
		ISL28227FRTBZ TBD instead of 70 ISL28227FRTZ -C 227Z instead of 227Z C
		ISL28227FUZ 8227Z -C instead of 8227Z 150 instead of 70
		Added the following row of data ISL28227FUBZ 8227Z TBD
		In the "Electrical specifications" on page 4 and page 6 the following changes were made. The change applies to the same spec found on page 4 and page 6.
		VOS Offset Voltage; SOIC Package, ISL28127: Added -70 to MIN across room temp and -120 MIN across full temp VOS Offset Voltage; SOIC Package, ISL28227: Added -80 to MIN across room temp and -160 MIN across full temp VOS Offset Voltage; MSOP and TDFN Package Grade C, ISL28127/ISL28227: Added -150 to MIN across room temp and -250 MIN across full temp
		TCVOS Offset Voltage Drift; SOIC Package, ISL28127: Added -0.5 to MIN across full temp TCVOS Offset Voltage Drift; SOIC Package, ISL28227: Added -0.8 to MIN across full temp TCVOS Offset Voltage Drift; MSOP and TDFN Package Grade C, ISL28127/ISL28227: Added -1 to MIN across full temp IOS Input Offset Current: Added -10 to MIN across room temp and -12 to MIN across full temp IB Input Bias Current: Added -10 to MIN across room temp and -12 to MIN across full temp
	2/19/10	In the "Ordering Information" (page 2), added differentiated part numbers for B-grade and C-grade for TDFN and MSOP. In "Absolute Maximum Ratings" on page 4, added ESD and latch-up information. In "Thermal Information" on page 4, broke out Theta JA to list the single and dual and added Theta JC.
FN6633.2	1/29/10	Added license statement for P-Spice Model. Updated Spice Schematic by adding capacitors C4, C5 and C6 Updated Spice Net List as follows: From:
		Revision B, July 23 2009 To: Revision C, August 8th 2009 LaFontaine
		From: source ISL28127_SPICEMODEL_7_9
		To: source ISL28127_SPICEMODEL_0_0 Added after I_IOS:
		C_C6 IN+ VIN- 2E-12 Added after R_R4:
		C_C4 VIN- 0 2.5e-12 C_C5 8 0 2.5e-12 From:
		.ends ISL28127 To:
		lends ISL28127subckt Replaced POD MDP0027 with M8.15E to match ASYD in Intrepid (no dimension changes; the PODs are the same. The change was to update to the Intersil format, moving dimensions from table onto drawing and adding land pattern)

intersil FN6633.6
December 16, 2010

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev. (Continued)

REVISION	DATE	CHANGE
FN6633.1	9/14/09	"Functional Description" on page 14. Corrected low 1/f noise corner frequency from 3Hz to 5Hz to match Figure 2 on page 1. Corrected high open loop gain from 1400V/mV to 1500V/mV to match "Open-Loop Gain" on page 5 spec table. "Operating Voltage Range" on page 14. Removed following 2 sentences since there are no graphs illustrating common mode voltage sensitivity vs temperature or VOS as a function of supply voltage and temperature: "The input common mode voltage sensitivity to temperature is shown in Figure 3 (±15V). Figure 20 shows VOS as a function of supply voltage and temperature with the common mode voltage at 0V for split supply operation."
	9/2/09	Added Theta J _C in "Thermal Information" on page 4 for TDFN package
	7/21/09	Updated Features to show only key features and updated applications section. Added Typical Application Circuit and performance graph, Updated Ordering Information to match Intrepid and added POD's L8.3x3A and M8.118, also added MSL level as part of new format. Added TDFN pinouts, updated pin descriptions to include TDFN pinouts, Added Theta Ja in Thermal information for TDFN and MSOP packages. Added Revision History and Products Text with device info links. Added SPICE Model with referencing text and Net List.
FN6633.0	5/28/09	Techdocs Issued File Number FN6633. Initial release of Datasheet with file number FN6633 making this a Rev 0.

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <u>ISL28127</u>, <u>ISL28227</u>

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at http://rel.intersil.com/reports/search.php

For additional products, see www.intersil.com/product-tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

intersil

Package Outline Drawing

M8.15E
8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE
Rev 0, 08/09







1.75 MAX

0.175 ± 0.075

SIDE VIEW "A



TYPICAL RECOMMENDED LAND PATTERN





NOTES:


- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- Dimension does not include interlead flash or protrusions.
 Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- 6. Reference to JEDEC MS-012.


Package Outline Drawing


L8.3x3A 8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 4, 2/10













NOTES:


- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- <u>4</u> Dimension applies to the metallized terminal and is measured between 0.15mm and 0.20mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Compliant to JEDEC MO-229 WEEC-2 except for the foot length.


Package Outline Drawing


M8.118
8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE
Rev 3, 3/10











TYPICAL RECOMMENDED LAND PATTERN

NOTES:

- 1. Dimensions are in millimeters.
- Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
- Plastic or metal protrusions of 0.15mm max per side are not included.
- 4. Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in () are for reference only.