

## Data Sheet

#### FN4129.5

# 10-Bit, 40MSPS A/D Converter

intersil

The HI5746 is a monolithic, 10-bit, analog-to-digital converter fabricated in a CMOS process. It is designed for high speed applications where wide bandwidth and low power consumption are essential. Its 40MSPS speed is made possible by a fully differential pipelined architecture with an internal sample and hold.

The HI5746 has excellent dynamic performance while consuming only 225mW power at 40MSPS. Data output latches are provided which present valid data to the output bus with a latency of 7 clock cycles. It is pin-for-pin functionally compatible with the HI5702 and the HI5703.

For internal voltage reference, please refer to the HI5767 data sheet.

## Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #				
HI5746KCB	0 to 70	28 Ld SOIC (W)	M28.3				
HI5746KCBZ (Note)	0 to 70	28 Ld SOIC (W) (Pb-free)	M28.3				
HI5746KCBZ-T (Note)	28 Ld SOIC (V (Pb-free)	28 Ld SOIC (W) Tape and Reel (Pb-free)					
HI5746KCA	0 to 70	28 Ld SSOP	M28.15				
HI5746KCAZ (Note)	0 to 70	28 Ld SSOP (Pb-free)	M28.15				
HI5746EVAL1	25	Evaluation Board					

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.

#### Features

#### Sampling Rate ..... 40MSPS

- 8.8 Bits at f<sub>IN</sub> = 10MHz
- Low Power at 40MSPS..... 225mW
- Wide Full Power Input Bandwidth ..... 250MHz
- On-Chip Sample and Hold
- Fully Differential or Single-Ended Analog Input
- Single Supply Voltage ..... +5V
- TTL/CMOS Compatible Digital Inputs

July 2004


- CMOS Compatible Digital Outputs...... 3.0/5.0V
- Offset Binary or Two's Complement Output Format
- Pb-free Available

## Applications


- Professional Video Digitizing
- Medical Imaging
- Digital Communication Systems
- High Speed Data Acquisition

## Pinout






# Functional Block Diagram



# **Typical Application Schematic**



# **Pin Descriptions**

PIN NO.	NAME	DESCRIPTION
1	DV <sub>CC1</sub>	Digital Supply (+5.0V).
2	DGND1	Digital Ground.
3	DV <sub>CC1</sub>	Digital Supply (+5.0V).
4	DGND1	Digital Ground.
5	AV <sub>CC</sub>	Analog Supply (+5.0V).
6	AGND	Analog Ground.
7	V <sub>REF</sub> +	+2.5V Positive Reference Voltage Input.
8	V <sub>REF</sub> -	+2.0V Negative Reference Voltage Input (Optional).
9	V <sub>IN</sub> +	Positive Analog Input.
10	V <sub>IN</sub> -	Negative Analog Input.
11	V <sub>DC</sub>	DC Bias Voltage Output.
12	AGND	Analog Ground.
13	AV <sub>CC</sub>	Analog Supply (+5.0V).
14	ŌĒ	Digital Output Enable Control Input.
15	DFS	Data Format Select Input.

PIN NO.	NAME	DESCRIPTION
16	D9	Data Bit 9 Output (MSB).
17	D8	Data Bit 8 Output.
18	D7	Data Bit 7 Output.
19	D6	Data Bit 6 Output.
20	D5	Data Bit 5 Output.
21	DGND2	Digital Ground.
22	CLK	Sample Clock Input.
23	DV <sub>CC2</sub>	Digital Output Supply (+3.0V or +5.0V).
24	D4	Data Bit 4 Output.
25	D3	Data Bit 3 Output.
26	D2	Data Bit 2 Output.
27	D1	Data Bit 1 Output.
28	D0	Data Bit 0 Output (LSB).

#### Absolute Maximum Ratings $T_A = 25^{\circ}C$

Supply Voltage, AV <sub>CC</sub> or DV <sub>CC</sub> to AGND or DGND6V
DGND to AGND0.3V
Digital I/O Pins DGND to DV <sub>CC</sub>
Analog I/O PinsAGND to AV <sub>CC</sub>

## **Operating Conditions**

Temperature Range	
НІ5746КСВ (Тур)	0 <sup>0</sup> C to 70 <sup>0</sup> C

## **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)
SOIC Package	70
SSOP Package	100
Maximum Junction Temperature	
Maximum Storage Temperature Range	<sup>o</sup> C to 150 <sup>o</sup> C
Maximum Lead Temperature (Soldering 10s)	300 <sup>0</sup> C
(SOIC, SSOP - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $\theta_{\text{JA}}$  is measured with the component mounted on an evaluation PC board in free air.

# Electrical Specifications

 $AV_{CC} = DV_{CC1} = 5.0V$ ;  $DV_{CC2} = 3.0V$ ,  $V_{REF} = 2.5V$ ;  $V_{REF} = 2.0V$ ;  $f_S = 40$  MSPS at 50% Duty Cycle;  $C_L = 10pF$ ;  $T_A = 25^{\circ}C$ ; Differential Analog Input; Typical Values are Test Results at  $25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
ACCURACY		1			
Resolution		10	-	-	Bits
Integral Linearity Error, INL	f <sub>IN</sub> = DC	-	±1.0	±2.0	LSB
Differential Linearity Error, DNL (Guaranteed No Missing Codes)	f <sub>IN</sub> = DC	-	±0.5	±1.0	LSB
Offset Error, V <sub>OS</sub>	f <sub>IN</sub> = DC	-40	12	40	LSB
Full Scale Error, FSE	f <sub>IN</sub> = DC	-	4	-	LSB
DYNAMIC CHARACTERISTICS					
Minimum Conversion Rate	No Missing Codes	-	0.5	1	MSPS
Maximum Conversion Rate	No Missing Codes	40	-	-	MSPS
Effective Number of Bits, ENOB	f <sub>IN</sub> = 10MHz	8.55	8.8	-	Bits
Signal to Noise and Distortion Ratio, SINAD = <u>RMS Signal</u> RMS Noise + Distortion	f <sub>IN</sub> = 10MHz	53.2	54.9	-	dB
Signal to Noise Ratio, SNR = RMS Signal RMS Noise	f <sub>IN</sub> = 10MHz	53.2	55.4	-	dB
Total Harmonic Distortion, THD	f <sub>IN</sub> = 10MHz	-	-64.6	-	dBc
2nd Harmonic Distortion	f <sub>IN</sub> = 10MHz	-	-67.8	-	dBc
3rd Harmonic Distortion	f <sub>IN</sub> = 10MHz	-	-68.3	-	dBc
Spurious Free Dynamic Range, SFDR	f <sub>IN</sub> = 10MHz	-	67.8	-	dBc
Intermodulation Distortion, IMD	f <sub>1</sub> = 1MHz, f <sub>2</sub> = 1.02MHz	-	64	-	dBc
Differential Gain Error	f <sub>S</sub> = 17.72 MSPS, 6 Step, Mod Ramp	-	0.8	-	%
Differential Phase Error	f <sub>S</sub> = 17.72 MSPS, 6 Step, Mod Ramp	-	0.1	-	Degree
Transient Response	(Note 2)	-	1	-	Cycle
Over-Voltage Recovery	0.2V Overdrive (Note 2)	-	1	-	Cycle

# **Electrical Specifications**

 $AV_{CC} = DV_{CC1} = 5.0V$ ;  $DV_{CC2} = 3.0V$ ,  $V_{REF} = 2.5V$ ;  $V_{REF} = 2.0V$ ;  $f_S = 40$  MSPS at 50% Duty Cycle;  $C_L = 10pF$ ;  $T_A = 25^{o}C$ ; Differential Analog Input; Typical Values are Test Results at  $25^{o}C$ , Unless Otherwise Specified **(Continued)** 

PARAMETER	TEST CONDITIONS	MIN	TYP	МАХ	UNITS
ANALOG INPUT		L.	1		1
Maximum Peak-to-Peak Differential Analog Input Range (V <sub>IN</sub> + - V <sub>IN</sub> -)		-	±0.5	-	V
Maximum Peak-to-Peak Single-Ended Analog Input Range		-	1.0	-	V
Analog Input Resistance, RIN	(Note 3)	-	1	-	MΩ
Analog Input Capacitance, CIN		-	10	-	pF
Analog Input Bias Current, I <sub>B</sub> + or I <sub>B</sub> -	(Note 3)	-10	-	+10	μA
Differential Analog Input Bias Current $I_{BDIFF} = (I_B + - I_B)$	(Note 3)	-	±0.5	-	μA
Full Power Input Bandwidth, FPBW		-	250	-	MHz
Analog Input Common Mode Voltage Range (V <sub>IN</sub> + + V <sub>IN</sub> -)/2	Differential Mode (Note 2)	0.25	-	4.75	V
REFERENCE INPUT		U			
Total Reference Resistance, RL	V <sub>REF</sub> + to AGND	-	2.5K	-	Ω
Positive Reference Current, IREF+		-	1.07	-	mA
Negative Reference Current, IREF -		-	21	-	μA
Positive Reference Voltage Input, VREF+	(Note 2)	-	2.5	-	V
Negative Reference Voltage Input, VREF-	(Note 2)	-	2.0	-	V
Reference Common Mode Voltage (V <sub>REF</sub> + + V <sub>REF</sub> -)/2	(Note 2)	-	2.25	-	V
DC BIAS VOLTAGE		L			
DC Bias Voltage Output, V <sub>DC</sub>		-	3.2	-	V
Maximum Output Current		-	-	0.4	mA
DIGITAL INPUTS		U			
Input Logic High Voltage, VIH	CLK, DFS, OE	2.0	-	-	V
Input Logic Low Voltage, VIL	CLK, DFS, OE	-	-	0.8	V
Input Logic High Current, I <sub>IH</sub>	CLK, DFS, $\overline{OE}$ , V <sub>IH</sub> = 5V	-10.0	-	+10.0	μA
Input Logic Low Current, IIL	CLK, DFS, $\overline{OE}$ , V <sub>IL</sub> = 0V	-10.0	-	+10.0	μA
Input Capacitance, CIN		-	7	-	pF
DIGITAL OUTPUTS		IL	I		I
Output Logic High Voltage, V <sub>OH</sub>	I <sub>OH</sub> = 100μA; DV <sub>CC2</sub> = 5V	4.0	-	-	V
Output Logic Low Voltage, V <sub>OL</sub>	I <sub>OL</sub> = 100μA; DV <sub>CC2</sub> = 5V	-	-	0.5	V
Output Three-State Leakage Current, IOZ	V <sub>O</sub> = 0/5V; DV <sub>CC2</sub> = 5V	-	±1	±10	μA
Output Logic High Voltage, V <sub>OH</sub>	I <sub>OH</sub> = 100μA; DV <sub>CC2</sub> = 3V	2.4	-	-	V
Output Logic Low Voltage, V <sub>OL</sub>	I <sub>OL</sub> = 100μA; DV <sub>CC2</sub> = 3V	-	-	0.5	V

# **Electrical Specifications**

 $\begin{array}{l} \text{AV}_{CC} = \text{DV}_{CC1} = 5.0\text{V}; \ \text{DV}_{CC2} = 3.0\text{V}, \ \text{V}_{REF^+} = 2.5\text{V}; \ \text{V}_{REF^-} = 2.0\text{V}; \ \text{f}_S = 40 \ \text{MSPS} \ \text{at} \ 50\% \ \text{Duty} \ \text{Cycle}; \\ \text{C}_L = 10\text{pF}; \ \text{T}_A = 25^{\text{o}}\text{C}; \ \text{Differential Analog Input; Typical Values are Test Results at} \ 25^{\text{o}}\text{C}, \\ \text{Unless Otherwise Specified} \ \textbf{(Continued)} \end{array}$ 


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
Output Three-State Leakage Current, IOZ	$V_{O} = 0/5V; DV_{CC2} = 3V$	-	±1	±10	μA	
Output Capacitance, C <sub>OUT</sub>		-	10	-	pF	
TIMING CHARACTERISTICS			1		1	
Aperture Delay, t <sub>AP</sub>		-	5	-	ns	
Aperture Jitter, t <sub>AJ</sub>		-	5	-	ps <sub>RMS</sub>	
Data Output Hold, t <sub>H</sub>		-	7	-	ns	
Data Output Delay, t <sub>OD</sub>		-	8	-	ns	
Data Output Enable Time, t <sub>EN</sub>		-	5	-	ns	
Data Output Enable Time t <sub>DIS</sub>		-	5	-	ns	
Data Latency, t <sub>LAT</sub>	For a Valid Sample (Note 2)	-	-	7	Cycles	
Power-Up Initialization	Data Invalid Time (Note 2)	-	-	20	Cycles	
POWER SUPPLY CHARACTERISTICS			1		1	
Analog Supply Voltage, AV <sub>CC</sub>		4.75	5.0	5.25	V	
Digital Supply Voltage DV <sub>CC1</sub>		4.75	5.0	5.25	V	
Digital Output Supply Voltage, DV <sub>CC2</sub>	At 3.0V	2.7	3.0	3.3	V	
	At 5.0V	4.75	5.0	5.25	V	
Total Supply Current, I <sub>CC</sub>	f <sub>IN</sub> = 10MHz and DFS = "0"	-	46	-	mA	
Analog Supply Current, AI <sub>CC</sub>	f <sub>IN</sub> = 10MHz and DFS = "0"	-	30	-	mA	
Digital Supply Current, DI <sub>CC1</sub>	f <sub>IN</sub> = 10MHz and DFS = "0"	-	13	-	mA	
Output Supply Current, DI <sub>CC2</sub>	f <sub>IN</sub> = 10MHz and DFS = "0"	-	3	-	mA	
Power Dissipation	f <sub>IN</sub> = 10MHz and DFS = "0"	-	225	275	mW	
Offset Error Sensitivity, $\Delta V_{OS}$	AV <sub>CC</sub> or DV <sub>CC</sub> = 5V $\pm$ 5%	-	±0.4	-	LSB	
Gain Error Sensitivity, ΔFSE	AV <sub>CC</sub> or DV <sub>CC</sub> = 5V $\pm$ 5%	-	±0.8	-	LSB	

NOTES:

2. Parameter guaranteed by design or characterization and not production tested.

3. With the clock low and DC input.






NOTES:

- 4. S<sub>N</sub>: N-th sampling period.
- 5. H<sub>N</sub>: N-th holding period.
- 6.  $B_{M, N}$ : M-th stage digital output corresponding to N-th sampled input.
- 7.  $\mathsf{D}_N$ : Final data output corresponding to N-th sampled input.


#### FIGURE 1. HI5746 INTERNAL CIRCUIT TIMING






7


# **Typical Performance Curves**







NOTE: SFDR depicted here does not include any harmonic distortion. FIGURE 5. -2HD, -3HD, -THD AND SFDR vs INPUT FREQUENCY



SAMPLE CLOCK DUTY CYCLE






FIGURE 4. SINAD AND SNR vs INPUT FREQUENCY








FIGURE 8. EFFECTIVE NUMBER OF BITS (ENOB) vs VREF+






FIGURE 9. SINAD AND SNR vs V<sub>REF</sub>+







FIGURE 11. EFFECTIVE NUMBER OF BITS (ENOB) vs V<sub>REF</sub>+ (V<sub>REF</sub>- NOT DRIVEN)







NOTE: SFDR depicted here does not include any harmonic distortion.

FIGURE 10. -2HD, -3HD, -THD AND SFDR vs VREF+






FIGURE 12. SINAD AND SNR vs V<sub>REF</sub>+ (V<sub>REF</sub>- NOT DRIVEN)










FIGURE 15. TOTAL SUPPLY CURRENT vs TEMPERATURE




FIGURE 17. REFERENCE CURRENT vs TEMPERATURE




FIGURE 19. DIFFERENTIAL GAIN/PHASE vs TEMPERATURE




FIGURE 16. SUPPLY CURRENT vs SAMPLE CLOCK FREQUENCY




FIGURE 18. DATA OUTPUT DELAY vs TEMPERATURE




FIGURE 20. DIFFERENTIAL GAIN/PHASE vs SUPPLY VOLTAGE

10 intersil

# Typical Performance Curves (Continued)




FIGURE 21. DC BIAS VOLTAGE (VDC) vs TEMPERATURE




FIGURE 23. 2048 POINT FFT PLOT

# **Detailed Description**

## Theory of Operation

The HI5746 is a 10-bit fully differential sampling pipeline A/D converter with digital error correction logic. Figure 25 depicts the circuit for the front end differential-in-differential-out sample-and-hold (S/H). The switches are controlled by an internal sampling clock which is a non-overlapping two phase signal,  $\phi_1$  and  $\phi_2$ , derived from the master sampling clock. During the sampling phase,  $\phi_1$ , the input signal is applied to the sampling capacitors, C<sub>S</sub>. At the same time the holding capacitors, C<sub>H</sub>, are discharged to analog ground. At the falling edge of  $\phi_1$  the input signal is sampling capacitors are connected together and the holding capacitors are switched to the op amp output nodes. The charge then redistributes between C<sub>S</sub> and C<sub>H</sub> completing one sample-and-hold cycle. The front end sample-and-hold




FIGURE 22. EFFECTIVE NUMBER OF BITS F(ENOB) vs TEMPERATURE




FIGURE 24. 2048 POINT FFT SPECTRAL PLOT

output is a fully-differential, sampled-data representation of the analog input. The circuit not only performs the sample-and-hold function but will also convert a single-ended input to a fully-differential output for the converter core. During the sampling phase, the V<sub>IN</sub> pins see only the on-resistance of a switch and C<sub>S</sub>. The relatively small values of these components result in a typical full power input bandwidth of 250MHz for the converter.




FIGURE 25. ANALOG INPUT SAMPLE-AND-HOLD

As illustrated in the functional block diagram and the timing diagram in Figure 1, eight identical pipeline subconverter stages, each containing a two-bit flash converter and a two-bit multiplying digital-to-analog converter, follow the S/H circuit with the ninth stage being a two bit flash converter. Each converter stage in the pipeline will be sampling in one phase and amplifying in the other clock phase. Each individual subconverter clock signal is offset by 180 degrees from the previous stage clock signal resulting in alternate stages in the pipeline performing the same operation.

The output of each of the eight identical two-bit subconverter stages is a two-bit digital word containing a supplementary bit to be used by the digital error correction logic. The output of each subconverter stage is input to a digital delay line which is controlled by the internal sampling clock. The function of the digital delay line is to time align the digital outputs of the eight identical two-bit subconverter stages with the corresponding output of the ninth stage flash converter before applying the eighteen bit result to the digital error correction logic. The digital error correction logic uses the supplementary bits to correct any error that may exist before generating the final ten bit digital data output of the converter.

Because of the pipeline nature of this converter, the digital data representing an analog input sample is output to the digital data bus on the 7th cycle of the clock after the analog sample is taken. This time delay is specified as the data latency. After the data latency time, the digital data representing each succeeding analog sample is output during the following clock cycle. The digital output data is synchronized to the external sampling clock by a double buffered latching technique. The output of the digital error correction circuit is available in two's complement or offset binary format depending on the state of the Data Format Select (DFS) control input (see Table 1, A/D Code Table).

## Reference Voltage Inputs, VREF- and VREF+

The HI5746 is designed to accept two external reference voltage sources at the V<sub>REF</sub> input pins. Typical operation of the converter requires V<sub>REF</sub> to be set at +2.5V and V<sub>REF</sub> to be set at 2.0V. However, it should be noted that the input

structure of the V<sub>REF</sub>+ and V<sub>REF</sub>- input pins consists of a resistive voltage divider with one resistor of the divider (nominally 500 $\Omega$ ) connected between V<sub>REF</sub>+ and V<sub>REF</sub>- and the other resistor of the divider (nominally 2000 $\Omega$ ) connected between V<sub>REF</sub>- and analog ground. This allows the user the option of supplying only the +2.5V V<sub>REF</sub>+ voltage reference with the +2.0V V<sub>REF</sub>- being generated internally by the voltage division action of the input structure.

The HI5746 is tested with V<sub>REF</sub>- equal to +2.0V and V<sub>REF</sub>+ equal to +2.5V yielding a fully differential analog input voltage range of  $\pm 0.5$ V. V<sub>REF</sub>+ and V<sub>REF</sub>- can differ from the above voltages (see the Typical Performance Curves, Figure 8 through Figure 13).

In order to minimize overall converter noise it is recommended that adequate high frequency decoupling be provided at **both** of the reference voltage input pins,  $V_{REF}$ + and  $V_{REF}$ -.

#### Analog Input, Differential Connection

The analog input to the HI5746 is a differential input that can be configured in various ways depending on the signal source and the required level of performance. A fully differential connection (Figure 26 and Figure 27) will give the best performance for the converter.




FIGURE 26. AC COUPLED DIFFERENTIAL INPUT

Since the HI5746 is powered by a single +5V analog supply, the analog input is limited to be between ground and +5V. For the differential input connection this implies the analog input common mode voltage can range from 0.25V to 4.75V. The performance of the ADC does not change significantly with the value of the analog input common mode voltage.

A DC voltage source,  $V_{DC}$ , equal to 3.2V (typical), is made available to the user to help simplify circuit design when using an AC coupled differential input. This low output impedance voltage source is not designed to be a reference but makes an excellent DC bias source and stays well within the analog input common mode voltage range over temperature (see the Typical Performance Curves, Figure 21).

For the AC coupled differential input (Figure 26) assume the difference between V<sub>REF</sub>+, typically 2.5V, and V<sub>REF</sub>-, typically 2.0V, is 0.5V. Full scale is achieved when the V<sub>IN</sub> and -V<sub>IN</sub> input signals are  $0.5V_{P-P}$ , with -V<sub>IN</sub> being 180 degrees out of phase with V<sub>IN</sub>. The converter will be

at positive full scale when the V<sub>IN</sub>+ input is at V<sub>DC</sub> + 0.25V and the V<sub>IN</sub>- input is at V<sub>DC</sub> - 0.25V (V<sub>IN</sub>+ - V<sub>IN</sub>- = +0.5V). Conversely, the converter will be at negative fullscale when the V<sub>IN</sub>+ input is equal to V<sub>DC</sub> - 0.25V and V<sub>IN</sub>- is at V<sub>DC</sub> + 0.25V (V<sub>IN</sub>+ - V<sub>IN</sub>- = -0.5V).

The analog input can be DC coupled (Figure 27) as long as the inputs are within the analog input common mode voltage range ( $0.25V \le VDC \le 4.75V$ ).




FIGURE 27. DC COUPLED DIFFERENTIAL INPUT

The resistors, R, in Figure 27 are not absolutely necessary but may be used as load setting resistors. A capacitor, C, connected from  $V_{IN}$ + to  $V_{IN}$ - will help filter any high frequency noise on the inputs, also improving performance. Values around 20pF are sufficient and can be used on AC coupled inputs as well. Note, however, that the value of capacitor C chosen must take into account the highest frequency component of the analog input signal.

## Analog Input, Single-Ended Connection

The configuration shown in Figure 28 may be used with a single ended AC coupled input.




FIGURE 28. AC COUPLED SINGLE ENDED INPUT

Again, assume the difference between V<sub>REF</sub>+, typically 2.5V, and V<sub>REF</sub>-, typically 2V, is 0.5V. If V<sub>IN</sub> is a 1V<sub>P-P</sub> sinewave, then V<sub>IN</sub>+ is a 1V<sub>P-P</sub> sinewave riding on a positive voltage equal to VDC. The converter will be at positive full scale when V<sub>IN</sub>+ is at VDC + 0.5V (V<sub>IN</sub>+ - V<sub>IN</sub>- = +0.5V) and will be at negative full scale when V<sub>IN</sub>+ is equal to VDC - 0.5V (V<sub>IN</sub>+ - V<sub>IN</sub>- = -0.5V). Sufficient headroom must be provided such that the input voltage never goes above +5V or below AGND. In this case, VDC could range between 0.5V and 4.5V without a significant change in ADC performance. The simplest way to produce VDC is to use the DC bias source, V<sub>DC</sub>, output of the HI5746. The single ended analog input can be DC coupled (Figure 27) as long as the input is within the analog input common mode voltage range.




FIGURE 29. DC COUPLED SINGLE ENDED INPUT

The resistor, R, in Figure 29 is not absolutely necessary but may be used as a load setting resistor. A capacitor, C, connected from  $V_{IN}$ + to  $V_{IN}$ - will help filter any high frequency noise on the inputs, also improving performance. Values around 20pF are sufficient and can be used on AC coupled inputs as well. Note, however, that the value of capacitor C chosen must take into account the highest frequency component of the analog input signal.

A single ended source may give better overall system performance if it is first converted to differential before driving the HI5746.

# Digital Output Control and Clock Requirements

The HI5746 provides a standard high-speed interface to external TTL logic families.

In order to ensure rated performance of the HI5746, the duty cycle of the clock should be held at 50%  $\pm$ 5%. It must also have low jitter and operate at standard TTL levels.

Performance of the HI5746 will only be guaranteed at conversion rates above 1 MSPS. This ensures proper performance of the internal dynamic circuits. Similarly, when power is first applied to the converter, a maximum of 20 cycles at a sample rate above 1 MSPS will have to be performed before valid data is available.

A Data Format Select (DFS) pin is provided which will determine the format of the digital data outputs. When at logic low, the data will be output in offset binary format. When at logic high, the data will be output in two's complement format. Refer to Table 1 for further information.

	OFFSET BINARY OUTPUT CODE (DFS LOW)								TWO'S COMPLEMENT OUTPUT CODE (DFS HIGH)												
CODE CENTER DESCRIPTION	DIFFERENTIAL INPUT VOLTAGE (VIN+ - VIN-)	M S B D9	D8	D7	D6	D5	D4	D3	D2	D1	L S B D0	M S B D9	D8	D7	D6	D5	D4	D3	D2	D1	L S B D0
+Full Scale (+FS) - <sup>1</sup> / <sub>4</sub> LSB	0.499756V	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
+FS - 1 <sup>1</sup> / <sub>4</sub> LSB	0.498779V	1	1	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1	1	1	0
+ <sup>3</sup> / <sub>4</sub> LSB	732.422μV	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
- <sup>1</sup> / <sub>4</sub> LSB	-244.141μV	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
-FS + 1 <sup>3</sup> / <sub>4</sub> LSB	-0.498291V	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	1
-Full Scale (-FS) + <sup>3</sup> / <sub>4</sub> LSB	-0.499268V	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

#### TABLE 1. A/D CODE TABLE

NOTES:

 The voltages listed above represent the ideal center of each output code shown as a function of the reference differential voltage, (V<sub>REF</sub> + - V<sub>REF</sub>-) = 0.5V.

9.  $V_{REF}$ + = 2.5V and  $V_{REF}$ - = 2V.

The output enable pin,  $\overline{OE}$ , when pulled high will three-state the digital outputs to a high impedance state. Set the  $\overline{OE}$  input to logic low for normal operation.

	DIGITAL DATA OUTPUTS
0	Active
1	High Impedance

# Supply and Ground Considerations

The HI5746 has separate analog and digital supply and ground pins to keep digital noise out of the analog signal path. The digital data outputs also have a separate supply pin,  $DV_{CC2}$ , which can be powered from a 3V or 5V supply. This allows the outputs to interface with 3V logic if so desired.

The part should be mounted on a board that provides separate low impedance connections for the analog and digital supplies and grounds. For best performance, the supplies to the HI5746 should be driven by clean, linear regulated supplies. The board should also have good high frequency decoupling capacitors mounted as close as possible to the converter. If the part is powered off a single supply then the analog supply should be isolated with a ferrite bead from the digital supply.

Refer to the application note "Using Intersil High Speed A/D Converters" (AN9214) for additional considerations when using high speed converters.

# Static Performance Definitions

# Offset Error (V<sub>OS</sub>)

The midscale code transition should occur at a level 1/4 LSB above half-scale. Offset is defined as the deviation of the actual code transition from this point.

# Full-Scale Error (FSE)

The last code transition should occur for an analog input that is  $^{3}/_{4}$  LSB below positive Full scale (+FS) with the offset error removed. Fullscale error is defined as the deviation of the actual code transition from this point.

# Differential Linearity Error (DNL)

DNL is the worst case deviation of a code width from the ideal value of 1 LSB.

# Integral Linearity Error (INL)

INL is the worst case deviation of a code center from a best fit straight line calculated from the measured data.

# Power Supply Sensitivity

Each of the power supplies are moved plus and minus 5% and the shift in the offset and full scale error (in LSBs) is noted.

# **Dynamic Performance Definitions**

Fast Fourier Transform (FFT) techniques are used to evaluate the dynamic performance of the HI5746. A low distortion sine wave is applied to the input, it is coherently sampled, and the output is stored in RAM. The data is then transformed into the frequency domain with an FFT and analyzed to evaluate the dynamic performance of the A/D. The sine wave input to the part is -0.5dB down from Fullscale for all these tests. SNR and SINAD are quoted in dB. The distortion numbers are quoted in dBc (decibels with respect to carrier) and **DO NOT** include any correction factors for normalizing to full scale.

# Effective Number Of Bits (ENOB)

The effective number of bits (ENOB) is calculated from the SINAD data by:

ENOB = (SINAD - 1.76 + V<sub>CORR</sub>) / 6.02,

where:  $V_{CORR} = 0.5 \text{ dB}.$ 

 $V_{\mbox{CORR}}$  adjusts the SINAD, and hence the ENOB, for the amount the analog input signal is below fullscale.

# Signal To Noise and Distortion Ratio (SINAD)

SINAD is the ratio of the measured RMS signal to RMS sum of all the other spectral components below the Nyquist frequency,  $f_S/2$ , excluding DC.

# Signal To Noise Ratio (SNR)

SNR is the ratio of the measured RMS signal to RMS noise at a specified input and sampling frequency. The noise is the RMS sum of all of the spectral components below  $f_S/2$  excluding the fundamental, the first five harmonics and DC.

# Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of the first 5 harmonic components to the RMS value of the fundamental input signal.

# 2nd and 3rd Harmonic Distortion

This is the ratio of the RMS value of the applicable harmonic component to the RMS value of the fundamental input signal.

# Spurious Free Dynamic Range (SFDR)

SFDR is the ratio of the fundamental RMS amplitude to the RMS amplitude of the next largest spectral component in the spectrum below  $f_S/2$ .

# Intermodulation Distortion (IMD)

Nonlinearities in the signal path will tend to generate intermodulation products when two tones,  $f_1$  and  $f_2$ , are present at the inputs. The ratio of the measured signal to the distortion terms is calculated. The terms included in the calculation are  $(f_1+f_2)$ ,  $(f_1-f_2)$ ,  $(2f_1)$ ,  $(2f_2)$ ,  $(2f_1+f_2)$ ,  $(2f_1-f_2)$ ,  $(f_1+2f_2)$ ,  $(f_1-2f_2)$ . The ADC is tested with each tone 6dB below full scale.

# Transient Response

Transient response is measured by providing a full scale transition to the analog input of the ADC and measuring the number of cycles it takes for the output code to settle within 10-bit accuracy.

# **Over-Voltage Recovery**

Over-Voltage Recovery is measured by providing a full scale transition to the analog input of the ADC which overdrives the input by 200mV, and measuring the number of cycles it takes for the output code to settle within 10-bit accuracy.

# Full Power Input Bandwidth (FPBW)

Full power input bandwidth is the analog input frequency at which the amplitude of the digitally reconstructed output has decreased 3dB below the amplitude of the input sine wave. The input sine wave has an amplitude which swings from -FS to +FS. The bandwidth given is measured at the specified sampling frequency.

# Video Definitions

Differential Gain and Differential Phase are two commonly found video specifications for characterizing the distortion of a chrominance signal as it is offset through the input voltage range of an ADC.

# Differential Gain (DG)

Differential Gain is the peak difference in chrominance amplitude (in percent) relative to the reference burst.

# Differential Phase (DP)

Differential Phase is the peak difference in chrominance phase (in degrees) relative to the reference burst.

# **Timing Definitions**

Refer to Figure 1 and Figure 2 for these definitions.

# Aperture Delay (t<sub>AP</sub>)

Aperture delay is the time delay between the external sample command (the falling edge of the clock) and the time at which the signal is actually sampled. This delay is due to internal clock path propagation delays.

# Aperture Jitter (t<sub>AJ</sub>)

Aperture jitter is the RMS variation in the aperture delay due to variation of internal clock path delays.

# Data Hold Time (t<sub>H</sub>)

Data hold time is the time to where the previous data (N - 1) is no longer valid.

# Data Output Delay Time (t<sub>OD</sub>)

Data output delay time is the time to where the new data (N) is valid.

# Data Latency (t<sub>LAT</sub>)

After the analog sample is taken, the digital data representing an analog input sample is output to the digital data bus on the 7th cycle of the clock after the analog sample is taken. This is due to the pipeline nature of the converter where the analog sample has to ripple through the internal subconverter stages. This delay is specified as the data latency. After the data latency time, the digital data representing each succeeding analog sample is output during the following clock cycle. The digital data lags the analog input sample by 7 sample clock cycles.

## **Power-Up Initialization**


This time is defined as the maximum number of clock cycles that are required to initialize the converter at power-up. The requirement arises from the need to initialize the dynamic circuits within the converter.

	АМР	A/D	DSP/µP	][	D/A	AMP		
	HFA1100	HI5703	HSP9501	н	15780	HA5020		
	HFA1105	HI5746	HSP48410	Н	11171	HA2842		
	HFA1106	HI5767	HSP48908	Н	13338	HFA1115		
	HFA1135		HSP48212			HFA1212		
	HFA1145		HSP43891			HFA1412		
	HFA1245		HSP43168					
			HSP43216					
HFA1100:	850MHz Video Op			HSP48212:	3			
HFA1105:	300MHz Video Op	•		HSP43891:	Digital Filter, 3	0MHz, 9-Bit		
HFA1106:	250MHz Video Op	Amp with Bandwid	th Limit Control	HSP43168:	Dual FIR Filter	, 10-Bit, 33MHz/45MHz		
HFA1135:	350MHz Video Op	Amp with Output L	imiting	HSP43216:	3216: Digital Half Band Filter			
HFA1145:	300MHz Video Op	Amp with Output D	Disable	HI5780:	10-Bit, 80 MSPS, Video D/A Converte			
HFA1245:	Dual, 350MHz, Vid	eo Op Amp with O	utput Disable	HI1171:	8-Bit, 40 MSPS, Video D/A Converter			
HI5703:	10-Bit, 40 MSPS, L	ow Power A/D Cor	nverter	HI3338:	8-Bit, 50 MSPS, Video D/A Converter			

HI5746: 10-Bit, 40 MSPS, Very Low Power A/D Converter HA5020: 100MHz Video Op Amp HI5767: 10-Bit, 40 MSPS A/D Converter with Voltage Reference HA2842: High Output Current, Video Op Amp HSP9501: Programmable Data Buffer HFA1115: 225MHz Programmable Gain Video Buffer with HSP48410: Histogrammer/Accumulating Buffer, 10-Bit Pixel Output Limiting Resolution HFA1212: 350MHz Dual Programmable Gain Video Buffer HSP48908: 2-D Convolver, 3 x 3 Kernal Convolution, 8-Bit HFA1412: 350MHz Quad Programmable Gain Video Buffer

In addition, CMOS Logic Families in HC/HCT, AC/ACT, FCT and CD4000 are available.

#### FIGURE 30. 10-BIT VIDEO IMAGING COMPONENTS



In addition, CMOS Logic Families in HC/HCT, AC/ACT, FCT and CD4000 are available.

#### FIGURE 31. 10-BIT COMMUNICATIONS COMPONENTS