

Data Sheet

September 26, 2006

```
FN6330.1
```


Low Noise, Low Power, I²C[®] Bus, 128 Taps, Wiper Only

The ISL22329 integrates two digitally controlled potentiometers (DCP) and non-volatile memory on a monolithic CMOS integrated circuit.

The digitally controlled potentiometers are implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the I²C bus interface. Each potentiometer has an associated volatile Wiper Register (WR) and a non-volatile Initial Value Register (IVR) that can be directly written to and read by the user. The contents of the WR controls the position of the wiper. At power-up the device recalls the contents of the two DCP's IVR to the corresponding WRs.

The DCPs can be used as a voltage divider in a wide variety of applications including control, parameter adjustments, AC measurement and signal processing.

Pinout



Features

- Two potentiometers in one package
- 128 resistor taps
- I²C serial interface
 - Three address pins, up to eight devices/bus
- Non-volatile storage of wiper position
- Wiper resistance: 70Ω typical @ 3.3V
- Shutdown mode
- Shutdown current 5µA max
- Power supply: 2.7V to 5.5V
- $50k\Omega$ or $10k\Omega$ total resistance
- High reliability
 - Endurance: 1,000,000 data changes per bit per register
 - Register data retention: 50 years @ T < +55°C
- 10 Ld MSOP
- Pb-free plus anneal product (RoHS compliant)

Ordering Information


PART NUMBER	PART MARKING	RESISTANCE OPTION (kΩ)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL22329UFU10Z (Notes 1, 2)	329UZ	50	-40 to +125	10 Ld MSOP (Pb-free)	M10.118
ISL22329WFU10Z (Notes 1, 2)	329WZ	10	-40 to +125	10 Ld MSOP (Pb-free)	M10.118

NOTES:

 Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

2. Add "-TK" suffix for 1,000 Tape and Reel option

Block Diagram



Pin Descriptions

MSOP PIN	SYMBOL	DESCRIPTION	
1	A2	Device address input for the I ² C interface	
2	SCL	Open drain I ² C interface clock input	
3	SDA	Open drain serial data I/O for the I ² C interface	
4	GND	Device ground pin	
5	RW1	"Wiper" terminal of DCP1	
6	A0	Device address input for the I ² C interface	
7	A1	Device address input for the I ² C interface	
8	V _{CC}	Power supply pin	
9	SHDN	Shutdown active low input	
10	RW0	"Wiper" terminal of DCP0	

Absolute Maximum Ratings

Storage Temperature65°C to +150°C Voltage at any Digital Interface Pin
with Respect to GND0.3V to V _{CC} +0.3
V _{CC} 0.3V to +6V
Voltage at any DCP Pin with Respect to GND0.3V to V _{CC}
Lead Temperature (Soldering, 10s)+300°C
I _W (10s)
Latchup (Note 4) Class II, Level B @ +125°C
ESD (HBM) 2.5kV
(CDM)

Thermal Information

Thermal Resistance (Typical, Note 3)	θ_{JA} (°C/W)
10 Lead MSOP package	120
Maximum Junction Temperature (Plastic Package)	+150°C

Recommended Operating Conditions

Ambient Temperature40°C to +1	25°C
V _{CC} Voltage for DCP Operation2.7V to	5.5V
Wiper Current3mA to	3mA
Power Rating	5mW

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 3. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 4. Jedec Class II pulse conditions and failure criterion used. Level B exceptions are: using a max positive pulse of 6.5V on the SHDN pin, and using a max negative pulse of -0.8V for all pins.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (NOTE 5)	МАХ	UNIT
R _{TOTAL}	End-to-End Resistance	W option		10		kΩ
		U option		50		kΩ
	End-to-End Resistance Tolerance	W and U option	-20		+20	%
	End-to-End Temperature Coefficient	W option		±50		ppm/°C (Note 13)
		U option		±80		ppm/°C (Note 13)
R _W (Note 13)	Wiper Resistance	$V_{CC} = 3.3V @ +25^{\circ}C,$ wiper current = V_{CC}/R_{TOTAL}		70		Ω
C _W (Note 13)	Wiper Capacitance			25		pF
/OLTAGE D	IVIDER MODE (measured at R _W i, unlo	baded; i = 0 or 1)	4			
INL (Note 10)	Integral Non-linearity	Monotonic over all tap positions	-1		1	LSB (Note 6)
DNL (Note 9)	Differential Non-linearity	Monotonic over all tap positions	-0.5		0.5	LSB (Note 6)
ZSerror	Zero-scale Error	W option	0	1	5	LSB (Note 6)
(Note 7)		U option	0	0.5	2	
FSerror	Full-scale Error	W option	-5	-1	0	LSB (Note 6)
(Note 8)		U option	-2	-1	0	
V _{MATCH} (Note 11)	DCP to DCP mAtching	Wipers at the same tap position	-2		2	LSB (Note 6)
TC _V (Note 12)	Ratiometric Temperature Coefficient	DCP register set to 40 hex		±4		ppm/°C

Analog Specifications Over recommended operating conditions unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (NOTE 5)	МАХ	UNIT
I _{CC1}	V _{CC} Supply Current (volatile write/read)	10k DCP, f_{SCL} = 400kHz; (for I ² C active, read and write states)			1.4	mA
	V _{CC} Supply Current (volatile write/read, non-volatile read)	50k DCP, f_{SCL} = 400kHz; (for I ² C active, read and write states)			450	μA
I _{CC2}	V _{CC} Supply Current (non-volatile write/read)	10k DCP, f_{SCL} = 400kHz; (for I ² C active, read and write states)			3.5	mA
	V _{CC} Supply Current (non-volatile write/read)	50k DCP, f_{SCL} = 400kHz; (for I ² C active, read and write states)			2.0	mA
I _{SB}	V _{CC} Current (standby)	V_{CC} = +5.5V , 10k DCP, I ² C interface in standby state			1.22	mA
		V_{CC} = +3.6V, 10k DCP, I ² C interface in standby state			800	μA
		V_{CC} = +5.5V, 50k DCP, I ² C interface in standby state			320	μA
		V_{CC} = +3.6V, 50k DCP, I ² C interface in standby state			250	μA
I _{SD}	V _{CC} Current (shutdown)	V_{CC} = +5.5V @ +85°C, I ² C interface in standby state			3	μA
		V_{CC} = +5.5V @ +125°C, I ² C interface in standby state			5	μA
		V_{CC} = +3.6V @ +85°C, I ² C interface in standby state			2	μA
		V_{CC} = +3.6V @ +125°C, I ² C interface in standby state			4	μA
l _{LkgDig}	Leakage Current, at Pins A0, A1, A2, SHDN, SDA, and SCL	Voltage at pin from GND to V_{CC}	-1		1	μA
^t WRT (Note 13)	DCP Wiper Response Time	SCL falling edge of last bit of DCP data byte to wiper new position		1.5		μs
^t ShdnRec (Note 13)	DCP Recall Time From Shutdown Mode	From rising edge of SHDN signal to wiper stored position and RH connection		1.5		μs
		SCL falling edge of last bit of ACR data byte to wiper stored position and RH connection		1.5		μs
Vpor	Power-on Recall Voltage	Minimum V_{CC} at which memory recall occurs	2.0		2.6	V
VccRamp	V _{CC} Ramp Rate		0.2			V/ms
t _D	Power-up Delay	Vcc above Vpor, to DCP Initial Value Register recall completed, and I ² C Interface in standby state			3	ms
EPROM SF	PECIFICATION			· · · ·		
	EEPROM Endurance		1,000,000			Cycle
	EEPROM Retention	Temperature T <u>≤</u> +55°C	50			Years
t _{WC} (Note 14)	Non-volatile Write Cycle Time			12	20	ms

Operating Specifications Over the recommended operating conditions unless otherwise specified.

ISL22329

Operating Specifications	Over the recommended operating conditions unless otherwise specified. (Continued)
Operating Specifications	Over the recommended operating conditions unless otherwise specified. (Continu-

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (NOTE 5)	МАХ	UNIT
SERIAL INT	ERFACE SPECS			J.	L L	
VIL	A2, A1, A0, SDA, and SCL Input Buffer Low Voltage		-0.3		0.3*V _{CC}	V
V _{IH}	A2, A1, A0, SDA, and SCL Input Buffer High Voltage		0.7*V _{CC}		V _{CC} +0.3	V
Hysteresis	SDA and SCL Input Buffer Hysteresis		0.05* V _{CC}			V
V _{OL}	SDA Output Buffer LOW Voltage, Sinking 4mA		0		0.4	V
Cpin (Note 12)	A2, A1, A0, SDA, and SCL Pin Capacitance			10		pF
fSCL	SCL Frequency				400	kHz
t _{sp}	Pulse Width Suppression Time at SDA and SCL Inputs	Any pulse narrower than the max spec is suppressed			50	ns
t _{AA}	SCL Falling Edge to SDA Output Data Valid	SCL falling edge crossing 30% of V $_{\rm CC}$, until SDA exits the 30% to 70% of V $_{\rm CC}$ window			900	ns
^t BUF	Time the Bus Must be Free Before the Start of a New Transmission	SDA crossing 70% of V _{CC} during a STOP condition, to SDA crossing 70% of V _{CC} during the following START condition	1300			ns
^t LOW	Clock LOW Time	Measured at the 30% of V_{CC} crossing	1300			ns
^t HIGH	Clock HIGH Time	Measured at the 70% of V_{CC} crossing	600			ns
^t SU:STA	START Condition Setup Time	SCL rising edge to SDA falling edge; both crossing 70% of $\rm V_{CC}$	600			ns
^t HD:STA	START Condition Hold Time	From SDA falling edge crossing 30% of V_CC to SCL falling edge crossing 70% of V_CC	600			ns
t _{SU:DAT}	Input Data Setup Time	From SDA exiting the 30% to 70% of V _{CC} window, to SCL rising edge crossing 30% of V _{CC}	100			ns
^t HD:DAT	Input Data Hold Time	From SCL rising edge crossing 70% of $\rm V_{CC}$ to SDA entering the 30% to 70% of $\rm V_{CC}$ window	0			ns
^t SU:STO	STOP Condition Setup Time	From SCL rising edge crossing 70% of V _{CC} , to SDA rising edge crossing 30% of V _{CC}	600			ns
^t HD:STO	STOP Condition Hold Time for Read, or Volatile Only Write	From SDA rising edge to SCL falling edge; both crossing 70% of V_{CC}	1300			ns
^t DH	Output Data Hold Time	From SCL falling edge crossing 30% of V _{CC} , until SDA enters the 30% to 70% of V _{CC} window	0			ns
t _R	SDA and SCL Rise Time	From 30% to 70% of V_{CC}	20 + 0.1 * Cb		250	ns
t _F	SDA and SCL Fall Time	From 70% to 30% of V _{CC}	20 + 0.1 * Cb		250	ns
Cb	Capacitive Loading of SDA or SCL	Total on-chip and off-chip	10		400	pF
Rpu	SDA and SCL Bus Pull-up Resistor Off-chip	Maximum is determined by t_R and t_F For Cb = 400pF, max is about 2~2.5k Ω For Cb = 40pF, max is about 15~20k Ω	1			kΩ

Operating Specifications	Over the recommended operating conditions unless other	wise specified. (Continued)
---------------------------------	--	-----------------------------

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (NOTE 5)	МАХ	UNIT
t _{SU:A}	A2, A1 and A0 Setup Time	Before START condition	600			ns
t _{HD:A}	A2, A1 and A0 Hold Time	After STOP condition	600			ns

NOTES:

5. Typical values are for $T_A = +25^{\circ}C$ and 3.3V supply voltage.

LSB: [V(R_W)₁₂₇ – V(R_W)₀]/127. V(R_W)₁₂₇ and V(R_W)₀ are V(R_W) for the DCP register set to 7F hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.

7. ZS error = $V(RW)_0/LSB$.

8. FS error = $[V(RW)_{127} - V_{CC}]/LSB$.

9. DNL = $[V(RW)_i - V(RW)_{i-1}]/LSB-1$, for i = 1 to 127. i is the DCP register setting.

10. INL = $[V(RW)_i - i \cdot LSB - V(RW)_0]/LSB$ for i = 1 to 127.

11. $V_{MATCH} = [V(RWx)_i - V(RWy)_i]/LSB$, for i = 1 to 127, x = 0 to 1 and y = 0 to 1.


$$Max(V(RW)_i) - Min(V(RW)_i) = 10^6$$

12. $TC_{V} = \frac{Max(V(RW)_{i}) - Min(V(RW)_{i})}{[Max(V(RW)_{i}) + Min(V(RW)_{i})]/2} \times \frac{10^{\circ}}{165^{\circ}C}$ for i = 16 to 112 decimal, T = -40°C to +125°C. Max() is the maximum value of the wiper voltage over the temperature range.


13. This parameter is not 100% tested.


14. t_{WC} is the time from a valid STOP condition at the end of a Write sequence of I²C serial interface, to the end of the self-timed internal non-volatile write cycle.

SDA vs SCL Timing



A0 and A1 Pin Timing





Typical Performance Curves









FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10 k Ω (W)





7











FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10 k Ω (W)







Typical Performance Curves (Continued)






FIGURE 9. MIDSCALE GLITCH, CODE 3Fh TO 40h

Pin Descriptions

Potentiometers Pins

RWi (i = 0,1)

RWi is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the WRi register.

SHDN

The $\overline{\text{SHDN}}$ pin forces the resistors to end-to-end open circuit condition and shorts all RWs to GND. When $\overline{\text{SHDN}}$ is returned to logic high, the previous latch settings put RWi at the same resistance setting prior to shutdown. This pin is logically OR'd with SHDN bit in ACR register. I²C interface is






FIGURE 8. TC FOR VOLTAGE DIVIDER MODE IN ppm



still available in shutdown mode and all registers are accessible. This pin must remain HIGH for normal operation.





Bus Interface Pins

Serial Data Input/Output (SDA)

The SDA is a bidirectional serial data input/output pin for I^2C interface. It receives device address, operation code, wiper address and data from an I^2C external master device at the rising edge of the serial clock SCL, and it shifts out data after each falling edge of the serial clock.

SDA requires an external pull-up resistor, since it is an open drain input/output.

Serial Clock (SCL)

This is the serial clock input of the I²C serial interface. SCL requires an external pull-up resistor, since it is an open drain input.

Device Address (A2 - A0)

The address inputs are used to set the least significant 3 bits of the 7-bit I^2C interface slave address. A match in the slave address serial data stream must match with the Address input pins in order to initiate communication with the ISL22329. A maximum of 8 ISL22329 devices may occupy the I^2C serial bus.

Principles of Operation

The ISL22329 is an integrated circuit incorporating two DCPs with their associated registers, non-volatile memory and an I^2C serial interface providing direct communication between a host and the potentiometers and memory. The resistor arrays are comprised of individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper.

The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions.

When the device is powered down, the last value stored in IVRi will be maintained in the non-volatile memory. When power is restored, the contents of the IVRi are recalled and loaded into the corresponding WRi to set the wipers to the initial value.

DCP Description

Each DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of each DCP are equivalent to the fixed terminals of a mechanical potentiometer and internally connected to Vcc and GND. The RW pin of each DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by volatile Wiper Register (WR). Each DCP has its own WR. When the WR of a DCP contains all zeroes (WR[6:0]= 00h), its wiper terminal (RW) is closest to GND. When the WR register of a DCP contains all ones (WR[6:0]= 7Fh), its wiper terminal (RW) is closest to V_{CC}. As the value of the WR increases from all zeroes (0) to all ones (127 decimal), the wiper moves monotonically from the position closest to GND to the closest to $V_{\mbox{CC}}.$

While the ISL22329 is being powered up, all WRs are reset to 40h (64 decimal), which locates RW roughly at the center between GND and V_{CC} . After the power supply voltage becomes large enough for reliable non-volatile memory reading, all WRs will be reload with the value stored in corresponding non-volatile Initial Value Registers (IVRs).

The WRs can be read or written to directly using the I^2C serial interface as described in the following sections. The I^2C interface Address Byte has to be set to 00h or 01h to access the WR of DCP0 or DCP1 respectively.

Memory Description

The ISL22329 contains seven non-volatile and three volatile 8-bit registers. The memory map of ISL22329 is on Table 1. The two non-volatile registers (IVRi) at address 0 and 1, contain initial wiper value and volatile registers (WRi) contain current wiper position. In addition, five non-volatile General Purpose registers from address 2 to address 6 are available.

ADDRESS	NON-VOLATILE	VOLATILE			
8	—	ACR			
7	Reserved				
6	General Purpose	Not Available			
5	General Purpose	Not Available			
4	General Purpose	Not Available			
3	General Purpose	Not Available			
2	General Purpose	Not Available			
1	IVR1	WR1			
0	IVR0	WR0			

TABLE 1. MEMORY MAP

The non-volatile IVRi and volatile WRi registers are accessible with the same address.

The Access Control Register (ACR) contains information and control bits described below in Table 2. The VOL bit at access control register (ACR[7]) determines whether the access is to wiper registers WRi or initial value registers IVRi.

TABLE 2. ACCESS CONTROL REGISTER (ACR)

VOL	SHDN	WIP	0	0	0	0	0

If VOL bit is 0, the non-volatile IVRi registers are accessible. If VOL bit is 1, only the volatile WRi are accessible. Note, value is written to IVRi register also is written to the corresponding WRi. The default value of this bit is 0.

The SHDN bit (ACR[6]) disables or enables Shutdown mode. This bit is logically OR'd with \overline{SHDN} pin. When this bit is 0, DCPs are in Shutdown mode. Default value of SHDN bit is 1.

The WIP bit (ACR[5]) is read only bit. It indicates that non-volatile write operation is in progress. It is impossible to write to the IVRi, WRi or ACR while WIP bit is 1.

I²C Serial Interface

The ISL22329 supports an I²C bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL22329 operates as a slave device in all applications.

All communication over the I²C interface is conducted by sending the MSB of each byte of data first.

Protocol Conventions

Data states on the SDA line must change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (See Figure 12). On power-up of the ISL22329 the SDA pin is in the input mode.

All I²C interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The ISL22329 continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (See Figure 12). A START condition is ignored during the power-up of the device.

All I²C interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while

SCL is HIGH (See Figure 12). A STOP condition at the end of a read operation, or at the end of a write operation places the device in its standby mode.


An ACK, Acknowledge, is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (See Figure 13).

The ISL22329 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte. The ISL22329 also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.

A valid Identification Byte contains 1010b as the four MSBs, and the following three bits matching the logic values present at pins A2, A1, and A0. The LSB is the Read/Write bit. Its value is "1" for a Read operation, and "0" for a Write operation (See Table 3).

TABLE 3. IDENTIFICATION BYTE FORMAT

Logic values at pins A2, A1, and A0 respectively







FIGURE 12. VALID DATA CHANGES, START, AND STOP CONDITIONS








FIGURE 15. READ SEQUENCE

Write Operation

A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the ISL22329 responds with an ACK. At this time, the device enters its standby state (See Figure 14). Device can receive more than one byte of data by auto incrementing the address after each received byte. Note after reaching the address 08h, the internal pointer "rolls over" to address 00h.


Non-volatile write cycle starts after STOP condition is determined and it requires up to 20 ms delay for the next non-volatile write. Thus, non-volatile registers must be written individually.

Read Operation

A Read operation consist of a three byte instruction followed by one or more Data Bytes (See Figure 15). The master initiates the operation issuing the following sequence: a START, the Identification byte with the R/W bit set to "0", an Address Byte, a second START, and a second Identification byte with the R/W bit set to "1". After each of the three bytes, the ISL22329 responds with an ACK. Then the ISL22329 transmits Data Bytes as long as the master responds with an ACK during the SCL cycle following the eighth bit of each byte. The Data Bytes are from the registers indicated by an internal pointer. This pointer initial value is determined by the Address Byte in the Read operation instruction, and increments by one during transmission of each Data Byte. After reaching the memory location 08h, the pointer "rolls over" to 00h, and the device continues to output data for each ACK received. The master terminates the read operation (issuing a ACK and STOP condition) following the last bit of the last Data Byte (See Figure 15).

The Data Bytes are from the registers indicated by an internal pointer. This pointer initial value is determined by the Address Byte in the Read operation instruction, and increments by one during transmission of each Data Byte. After reaching the memory location 08h, the pointer "rolls over" to 00h, and the device continues to output data for each ACK received.

In order to read back the non-volatile IVR, it is recommended that the application reads the ACR first to verify the WIP bit is 0. If the WIP bit (ACR[5]) is not 0, the host should repeat its reading sequence again.



Mini Small Outline Plastic Packages (MSOP)

NOTES:

- 1. These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H- Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane - H -
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only

M10.118 (JEDEC MO-187BA)

10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.037	0.043	0.94	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.030	0.037	0.75	0.95	-
b	0.007	0.011	0.18	0.27	9
с	0.004	0.008	0.09	0.20	-
D	0.116	0.120	2.95	3.05	3
E1	0.116	0.120	2.95	3.05	4
е	0.020 BSC		0.50 BSC		-
E	0.187	0.199	4.75	5.05	-
L	0.016	0.028	0.40	0.70	6
L1	0.037 REF		0.95 REF		-
Ν	10		10		7
R	0.003	-	0.07	-	-
R1	0.003	-	0.07	-	-
θ	5 ⁰	15 ⁰	5 ⁰	15 ⁰	-
α	0 ⁰	6 ⁰	0 ⁰	6 ⁰	-

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com