

Data Sheet May 21, 2008 FN6337.3

4.5MHz, Single Dual and Quad Precision Rail-to-Rail Input-Output (RRIO) Op Amps with Very Low Input Bias Current

The ISL28148, ISL28248 and ISL28448 are 4.5MHz low-power single, dual and quad operational amplifiers. The parts are optimized for single supply operation from 2.4V to 5.5V, allowing operation from one lithium cell or two Ni-Cd batteries.

The single, dual and quad feature an Input Range Enhancement Circuit (IREC) which enables them to maintain CMRR performance for input voltages greater than the positive supply. The input signal is capable of swinging 0.25V above the positive supply and to 100mV below the negative supply with only a slight degradation of the CMRR performance. The output operation is rail-to-rail.

The parts draw minimal supply current (900µA per amplifier) while meeting excellent DC accuracy, AC performance, noise and output drive specifications. The ISL28148 features an enable pin that can be used to turn the device off and reduce the supply current to a maximum of 16µA. Operation is guaranteed over -40°C to +125°C temperature range.

Features

- · 4.5MHz gain bandwidth product
- 900µA supply current (per amplifier)
- · 1.8mV maximum offset voltage
- · 1pA typical input bias current
- · Down to 2.4V single supply operation
- Rail-to-rail input and output
- Enable pin (ISL28148 SOT-23 package only)
- -40°C to +125°C operation
- Pb-free (RoHS compliant)

Applications

- · Low-end audio
- 4mA to 20mA current loops
- · Medical devices
- Sensor amplifiers
- ADC buffers
- · DAC output amplifiers


Ordering Information


PART NUMBER	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #
ISL28148FHZ-T7* (Note 1)	GABT	6 Ld SOT-23 (Tape and Reel)	MDP0038
ISL28148FHZ-T7A* (Note 1)	GABT	6 Ld SOT-23 (Tape and Reel)	MDP0038
ISL28148FIZ-T7 (Note 2)	178Z	6 Ld WLCSP (1.5mmx1.0mm)	W3x2.6C
ISL28248FBZ (Note 1)	28248BZ	8 Ld SOIC	MDP0027
ISL28248FBZ-T7* (Note 1)	28248BZ	8 Ld SOIC (Tape and Reel)	MDP0027
ISL28248FUZ (Note 1)	8248Z	8 Ld MSOP	MDP0043
ISL28248FUZ-T7* (Note 1)	8248Z	8 Ld MSOP (Tape and Reel)	MDP0043
Coming Soon, ISL28448FVZ (Note 1)	MXZ	14 Ld TSSOP	M14.173
Coming Soon, ISL28448FVZ-T7* (Note 1)	MXZ	14 Ld TSSOP (Tape and Reel)	M14.173


^{*}Please refer to TB347 for details on reel specifications. NOTES:


- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100%
 matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations).
 Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC
 J STD-020
- These Intersil Pb-free WLCSP and BGA packaged products products employ special Pb-free material sets; molding compounds/die attach
 materials and SnAgCu e1 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
 Intersil Pb-free WLCSP and BGA packaged products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free
 requirements of IPC/JEDEC J STD-020.


Pinouts











ISL28148, ISL28248, ISL28448

Absolute Maximum Ratings $(T_A = +25^{\circ}C)$

Supply Voltage5.75V
Supply Turn On Voltage Slew Rate 1V/μs
Differential Input Current
Differential Input Voltage
Input Voltage
ESD Rating
Human Body Model
Machine Model300V
Charged Device Model1200V

Thermal Information

Thermal Resistance (Typical, Note 3)	θ_{JA} (°C/W)
6 Ld SOT-23 Package	230
6 Ld WLCSP Package	130
8 Ld SO Package	125
8 Ld MSOP Package	175
14 Ld TSSOP Package	115
Ambient Operating Temperature Range40°	°C to +125°C
Storage Temperature Range	°C to +150°C
Operating Junction Temperature	+125°C
Pb-free reflow profile	ee link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

3. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications V+ = 5V, V- = 0V, $V_{CM} = 2.5V$, $R_L = Open$, $T_A = +25$ °C unless otherwise specified.

Boldface limits apply over the operating temperature range, -40°C to +125°C. Temperature data established by characterization.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 4)	TYP	MAX (Note 4)	UNIT	
V _{OS}	Input Offset Voltage	ISL28148	-1.8 -2	0	1.8 2	mV	
		ISL28148 CSP package	-1.0 -1.2	-0.1	1.0 1.2		
		ISL28248 and ISL28448	-1.8 - 2.8	0	1.8 2.8		
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Voltage vs Temperature			0.03		μV/°C	
los	Input Offset Current	T _A = -40°C to +85°C	-35 -80	±5	35 80	pA	
IB	Input Bias Current	T _A = -40°C to +85°C	-30 -80	±1	30 80	рА	
		CSP package T _A = -40°C to +85°C	-40 -90	±1	30 80		
CMIR	Common-Mode Voltage Range	Guaranteed by CMRR	0		5	V	
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0V to 5V	75 70	98		dB	
PSRR	Power Supply Rejection Ratio	$V_{+} = 2.4V \text{ to } 5.5V$	80 75	98		dB	
A _{VOL}	Large Signal Voltage Gain	V_O = 0.5V to 4.5V, R_L = 100k Ω to V_{CM}	200 150	580		V/mV	
		$V_O = 0.5V$ to 4.5V, $R_L = 1k\Omega$ to V_{CM}		50		V/mV	
V _{OUT}	Maximum Output Voltage Swing	Output low, $R_L = 100k\Omega$ to V_{CM}		3	6 8	mV	
		Output low, $R_L = 1k\Omega$ to V_{CM}		50	70 110	mV	
		Output high, $R_L = 100k\Omega$ to V_{CM}	4.994 4.99	4.998		V	
		Output high, $R_L = 1k\Omega$ to V_{CM}	4.93 4.89	4.95		V	
I _{S,ON}	Quiescent Supply Current, Enabled	Per Amplifier		0.9	1.25 1.4	mA	

ISL28148, ISL28248, ISL28448

Electrical Specifications

 $V+=5V,\ V-=0V, V_{CM}=2.5V,\ R_L=Open,\ T_A=+25^{\circ}C\ unless \ otherwise\ specified.$ Boldface limits apply over the operating temperature range, -40°C to +125°C. Temperature data established by characterization. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 4)	TYP	MAX (Note 4)	UNIT
I _{S,OFF}	Quiescent Supply Current, Disabled	ISL28148 SOT-23 package only		10	14 16	μΑ
I _O +	Short-Circuit Output Source Current	$R_L = 10\Omega$ to V_{CM}	48 45	75		mA
I _O -	Short-Circuit Output Sink Current	$R_L = 10\Omega$ to V_{CM}		-68	-48 -45	mA
V _{SUPPLY}	Supply Operating Range	V+ to V-	2.4		5.5	V
V _{ENH}	EN Pin High Level	ISL28148 SOT-23 package only	2			V
V _{ENL}	EN Pin Low Level	ISL28148 SOT-23 package only			0.8	٧
I _{ENH}	EN Pin Input High Current	V EN = V+, ISL28148 SOT-23 package only		1	1.5 1.6	μΑ
I _{ENL}	EN Pin Input Low Current	V EN = V-, ISL28148 SOT-23 package only		12	25 30	nA
AC SPECIFICAT	TIONS				1	
GBW	Gain Bandwidth Product	A_V = 100, R_F = 100k Ω , R_G = 1k Ω , R_L = 10k Ω to V_{CM}		4.5		MHz
Unity Gain Bandwidth	-3dB Bandwidth	$A_V = 1$, $R_F = 0\Omega$, $V_{OUT} = 10 \text{mV}_{P-P}$, $R_L = 10 \text{k}\Omega$ to V_{CM}		13		MHz
e _N	Input Noise Voltage Peak-to-Peak	f = 0.1Hz to 10Hz		2		μV _{PP}
	Input Noise Voltage Density	f _O = 1kHz		28		nV / √Hz
i _N	Input Noise Current Density	f _O = 1kHz		0.016		pA/√Hz
CMRR @ 60Hz	Input Common Mode Rejection Ratio	$V_{CM} = 1V_{P-P}$, $R_L = 10k\Omega$ to V_{CM}		85		dB
PSRR- @ 120Hz	Power Supply Rejection Ratio (V_)	V_+ , V = ±1.2V and ±2.5V, V_{SOURCE} = 1 V_{P-P} , R_L = 10k Ω to V_{CM}		-82		dB
PSRR+ @ 120Hz	Power Supply Rejection Ratio (V ₊)	V_+ , V = ±1.2V and ±2.5V V_{SOURCE} = 1 V_{P-P} , R_L = 10k Ω to V_{CM}		-100		dB
TRANSIENT RE	SPONSE				1	
SR	Slew Rate			±4		V/µs
t _r , t _f , Large Signal	Rise Time, 10% to 90%, V _{OUT}	A_V = +2, V_{OUT} = $3V_{P-P}$, R_G = R_F = $10k\Omega$ R_L = $10k\Omega$ to V_{CM}		530		ns
	Fall Time, 90% to 10%, V _{OUT}	A_V = +2, V_{OUT} = $3V_{P-P}$, R_G = R_F = $10k\Omega$ R_L = $10k\Omega$ to V_{CM}		530		ns
t _r , t _f , Small Signal	Rise Time, 10% to 90%, V _{OUT}	$A_V = +2$, $V_{OUT} = 10 \text{mV}_{P-P}$, $R_G = R_F = R_L = 10 \text{k}\Omega$ to V_{CM}		50		ns
	Fall Time, 90% to 10%, V _{OUT}	$A_V = +2$, $V_{OUT} = 10 \text{mV}_{P-P}$, $R_G = R_F = R_L = 10 \text{k}\Omega$ to V_{CM}		50		ns
tEN	Enable to Output Turn-on Delay Time, 10% EN to 10% V _{OUT} , (ISL28148)	\overline{EN} = 5V to 0V, A _V = +2, R _G = R _F = R _L = 1k to V _{CM}		5		μs
	Enable to Output Turn-off Delay Time, 10% EN to 10% V _{OUT} , (ISL28148)	$V_{\overline{EN}} = 0V$ to 5V, $A_V = +2$, $R_G = R_F = R_L = 1k$ to V_{CM}		0.2		μs

NOTE:

4. Parts are 100% tested at +25°C. Temperature limits established by characterization and are not production tested.

FN6337.3

Typical Performance Curves V+ = 5V, V- = 0V, V_{CM} = 2.5V, R_L = Open




FIGURE 1. GAIN vs FREQUENCY vs FEEDBACK RESISTOR VALUES R_f/R_g




FIGURE 2. GAIN vs FREQUENCY vs V_{OUT} , $R_L = 1k$




FIGURE 3. GAIN vs FREQUENCY vs V_{OUT} , $R_L = 10k$




FIGURE 4. GAIN vs FREQUENCY vs V_{OUT} , $R_L = 100k$




FIGURE 5. GAIN vs FREQUENCY vs RL




FIGURE 6. FREQUENCY RESPONSE vs CLOSED LOOP GAIN

intersil FN6337.3 May 21, 2008

$\textbf{Typical Performance Curves} \ \, \text{V+} = 5 \, \text{V, V-} = 0 \, \text{V, V}_{CM} = 2.5 \, \text{V, R}_{L} = Open \ \, \textbf{(Continued)}$




FIGURE 7. GAIN vs FREQUENCY vs SUPPLY VOLTAGE




FIGURE 8. GAIN vs FREQUENCY vs CL




FIGURE 9. CMRR vs FREQUENCY; V₊ = 2.4V AND 5V




FIGURE 10. PSRR vs FREQUENCY, V₊, V₋ = ±1.2V




FIGURE 11. PSRR vs FREQUENCY V₊, V₋ = ±2.5V




FIGURE 12. INPUT VOLTAGE NOISE DENSITY vs FREQUENCY

intersil FN6337.3 May 21, 2008




FIGURE 13. INPUT CURRENT NOISE DENSITY vs FREQUENCY




FIGURE 14. INPUT VOLTAGE NOISE 0.1Hz TO 10Hz




FIGURE 15. LARGE SIGNAL STEP RESPONSE




FIGURE 16. SMALL SIGNAL STEP RESPONSE




FIGURE 17. ISL28148 ENABLE TO OUTPUT RESPONSE

intersil FN6337.3 May 21, 2008

$\textbf{Typical Performance Curves} \ \, \text{V+} = 5 \, \text{V, V-} = 0 \, \text{V, V}_{CM} = 2.5 \, \text{V, R}_{L} = Open \ \, \textbf{(Continued)}$




FIGURE 18. INPUT OFFSET VOLTAGE vs COMMON MODE INPUT VOLTAGE




FIGURE 19. INPUT BIAS CURRENT vs COMMON MODE INPUT VOLTAGE




FIGURE 20. SUPPLY CURRENT ENABLED vs TEMPERATURE $V_+, V_- = \pm 2.5 V$




FIGURE 21. SUPPLY CURRENT DISABLED vs TEMPERATURE V_+ , $V_- = \pm 2.5V$




FIGURE 22. V_{OS} vs TEMPERATURE $V_{IN} = 0V$, V_+ , $V_- = \pm 2.75V$




FIGURE 23. V_{OS} vs TEMPERATURE V_{IN} = 0V, V_{+} , V_{-} = ±2.5V

intersil FN6337.3 May 21, 2008




FIGURE 24. V_{OS} vs TEMPERATURE $V_{IN} = 0V$, V_{+} , $V_{-} = \pm 1.2V$




FIGURE 25. CSP PACKAGE V_{OS} vs TEMPERATURE V_{IN} = 0V, V_+, V_- = $\pm 2.75 V$




FIGURE 26. CSP PACKAGE V_{OS} vs TEMPERATURE V_{IN} = 0V, V_+ , V_- = $\pm 2.5 V$




FIGURE 27. CSP PACKAGE V_{OS} vs TEMPERATURE V_{IN} = 0V, V_+, V_- = $\pm 1.2 V$




FIGURE 28. I_{BIAS} - vs TEMPERATURE V_+ , $V_- = \pm 2.5V$




FIGURE 29. I_{BIAS} - vs TEMPERATURE V_+ , $V_- = \pm 1.2V$

$\textbf{Typical Performance Curves} \ \, \text{V+} = 5 \, \text{V, V-} = 0 \, \text{V, V}_{CM} = 2.5 \, \text{V, R}_{L} = Open \ \, \textbf{(Continued)}$




FIGURE 30. CSP PACKAGE I_{BIAS} - vs TEMPERATURE $V_+, V_- = \pm 2.5 V$




FIGURE 31. CSP PACKAGE I_{BIAS} - vs TEMPERATURE $V_+, V_- = \pm 1.2V$




FIGURE 32. I_{OS} vs TEMPERATURE V_+ , $V_- = \pm 2.5V$




FIGURE 33. I_{OS} vs TEMPERATURE V₊, V₋ = ±1.2V




FIGURE 34. A_{VOL} vs TEMPERATURE R_L = 100k, V_+ , V_- = $\pm 2.5V$, V_O = -2V TO +2V




FIGURE 35. A_{VOL} vs TEMPERATURE R_L = 1k, V₊, V₋ = ± 2.5 V, V_O = -2V TO +2V

FN6337.3 May 21, 2008




FIGURE 36. CMRR vs TEMPERATURE V_{CM} = -2.5V TO +2.5V, V_{+} , V_{-} = ±2.5V




FIGURE 37. PSRR vs TEMPERATURE V_{+} , $V_{-} = \pm 1.2 \text{V TO } \pm 2.75 \text{V}$




FIGURE 38. V_{OUT} HIGH vs TEMPERATURE $R_L = 1k$, V_+ , $V_- = \pm 2.5V$




FIGURE 39. V_{OUT} HIGH vs TEMPERATURE R_L = 100k, V_+ , V_- = ±2.5V




FIGURE 40. V_{OUT} LOW vs TEMPERATURE $R_L = 1k$, $V_+, V_- = \pm 2.5V$




FIGURE 41. V_{OUT} LOW vs TEMPERATURE R_L = 100k, V_+ , V_- = ±2.5V




FIGURE 42. + OUTPUT SHORT CIRCUIT CURRENT vs TEMPERATURE V_{IN} = 2.55V, R_L = 10, V_+ , V_- = ±2.5V




FIGURE 43. - OUTPUT SHORT CIRCUIT CURRENT vs TEMPERATURE V_{IN} = -2.55V, R_L = 10, V_+ , V_- = ± 2.5 V

Pin Descriptions

ISL28148 (6 Ld SOT-23)	ISL28148 6 Ld WLCSP	ISL28248 (8 Ld SO) (8 Ld MSOP)	ISL28448 (14 Ld TSSOP)	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
				NC	Not connected	
4	C1	2 (A) 6 (B)	2 (A) 6 (B) 9 (C) 13 (D)	IN- INA INB INC IND	inverting input	IN- U- V- Circuit 1
3	C2	3 (A) 5 (B)	3 (A) 5 (B) 10 (C) 12 (D)	IN+ IN+_A IN+_B IN+_C IN+_D	Non-inverting input	(See circuit 1)
2	B2	4	11	V-	Negative supply	V+ G CAPACITIVELY COUPLED ESD CLAMP V- G Circuit 2
1	A2	1 (A) 7 (B)	1 (A) 7 (B) 8 (C) 14 (D)	OUT_A OUT_B OUT_C OUT_D	Output	V+ OUT V- Circuit 3
6	B1	8	4	V+	Positive supply	(See circuit 2)

Pin Descriptions (Continued)

ISL28148 (6 Ld SOT-23)	ISL28148 6 Ld WLCSP	ISL28248 (8 Ld SO) (8 Ld MSOP)	ISL28448 (14 Ld TSSOP)	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
5			-	ĒN	Chip enable	V+ EN V- Circuit 4
	A1			NC	Connect pin to the most Negative Supply	

Applications Information

Introduction

The ISL28148, ISL28248 and ISL28448 are single, dual and quad channel CMOS rail-to-rail input, output (RRIO) micropower precision operational amplifiers. The parts are designed to operate from single supply (2.4V to 5.5V) or dual supply ($\pm 1.2V$ to $\pm 2.75V$). The parts have an input common mode range that extends 0.25V above the positive rail and 100mV below the negative supply rail. The output can swing within about 3mV of the supply rails with a 100k Ω load.

Rail-to-Rail Input

Many rail-to-rail input stages use two differential input pairs, a long-tail PNP (or PFET) and an NPN (or NFET). Severe penalties have to be paid for this circuit topology. As the input signal moves from one supply rail to another, the operational amplifier switches from one input pair to the other causing drastic changes in input offset voltage and an undesired change in magnitude and polarity of input offset current.

The parts achieve input rail-to-rail operation without sacrificing important precision specifications and degrading distortion performance. The devices' input offset voltage exhibits a smooth behavior throughout the entire common-mode input range. The input bias current vs the common-mode voltage range gives us an undistorted behavior from typically 100mV below the negative rail and 0.25V higher than the V+ rail.

Rail-to-Rail Output

A pair of complementary MOS devices are used to achieve the rail-to-rail output swing. The NMOS sinks current to swing the output in the negative direction. The PMOS sources current to swing the output in the positive direction. The devices' with a $100k\Omega$ load will swing to within 3mV of the positive supply rail and within 3mV of the negative supply rail.

Results of Over-Driving the Output

Caution should be used when over-driving the output for long periods of time. Over-driving the output can occur in two ways:

- 1. The input voltage times the gain of the amplifier exceeds the supply voltage by a large value or
- The output current required is higher than the output stage can deliver. These conditions can result in a shift in the Input Offset Voltage (V_{OS}) as much as 1μV/hr. of exposure under these condition.

IN+ and IN- Input Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. They also contain back-to-back diodes across the input terminals ("Pin Descriptions" table - Circuit 1 on page 12). For applications where the input differential voltage is expected to exceed 0.5V, an external series resistor must be used to ensure the input currents never exceed 5mA (Figure 44).




FIGURE 44. INPUT CURRENT LIMITING

Enable/Disable Feature

The ISL28148 offers an $\overline{\text{EN}}$ pin that disables the device when pulled up to at least 2.0V. In the disabled state (output in a high impedance state), the part consumes typically $10\mu\text{A}$ at room temperature. By disabling the part, multiple ISL28148 parts can be connected together as a MUX. In this configuration, the outputs are tied together in parallel and a channel can be selected by the $\overline{\text{EN}}$ pin. The loading effects of the feedback resistors of the disabled amplifier must be considered when multiple amplifier outputs are connected together. Note that feed through from the IN+ to IN- pins occurs on any Mux Amp disabled channel where the input differential voltage exceeds 0.5V (e.g., active channel VOUT = 1V, while disabled channel VIN = GND), so the mux

intersil FN6337.3 May 21, 2008

implementation is best suited for small signal applications. If large signals are required, use series IN+ resistors, or large value R_F, to keep the feed through current low enough to minimize the impact on the active channel. See "Limitations of the Differential Input Protection" on page 14 for more details. The EN pin also has an internal pull-down. If left open, the EN pin will pull to the negative rail and the device will be enabled by default. When not used, the EN pin should either be left floating or connected directly to the V- pin.

Limitations of the Differential Input Protection

If the input differential voltage is expected to exceed 0.5V, an external current limiting resistor must be used to ensure the input current never exceeds 5mA. For non-inverting unity gain applications the current limiting can be via a series IN+ resistor, or via a feedback resistor of appropriate value. For other gain configurations, the series IN+ resistor is the best choice, unless the feedback (R_F) and gain setting (R_G) resistors are both sufficiently large to limit the input current to 5mA.

Large differential input voltages can arise from several sources:

- During open loop (comparator) operation. Used this way, the IN+ and IN- voltages don't track, so differentials arise.
- · When the amplifier is disabled but an input signal is still present. An RI or RG to GND keeps the IN- at GND, while the varying IN+ signal creates a differential voltage. Mux Amp applications are similar, except that the active channel $V_{\mbox{OUT}}$ determines the voltage on the IN- terminal.
- When the slew rate of the input pulse is considerably faster than the op amp's slew rate. If the VOLIT can't keep up with the IN+ signal, a differential voltage results, and visible distortion occurs on the input and output signals. To avoid this issue, keep the input slew rate below 4.8V/µs, or use appropriate current limiting resistors.

Large (>2V) differential input voltages can also cause an increase in disabled I_{CC}.

Using Only One Channel

If the application does not use all channels, then the user must configure the unused channel(s) to prevent them from oscillating. The unused channel(s) will oscillate if the input and output pins are floating. This will result in higher than expected supply currents and possible noise injection into the channel being used. The proper way to prevent this oscillation is to short the output to the negative input and ground the positive input (as shown in Figure 45).



FIGURE 45. PREVENTING OSCILLATIONS IN UNUSED **CHANNELS**

Proper Layout Maximizes Performance

To achieve the maximum performance of the high input impedance and low offset voltage, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board. When input leakage current is a concern, the use of guard rings around the amplifier inputs will further reduce leakage currents. Figure 46 shows a guard ring example for a unity gain amplifier that uses the low impedance amplifier output at the same voltage as the high impedance input to eliminate surface leakage. The guard ring does not need to be a specific width, but it should form a continuous loop around both inputs. For further reduction of leakage currents, components can be mounted to the PC board using Teflon standoff insulators.




FIGURE 46. GUARD RING EXAMPLE FOR UNITY GAIN **AMPLIFIER**

Current Limiting

These devices have no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.

Power Dissipation

It is possible to exceed the +150°C maximum junction temperatures under certain load and power-supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related in Equation 1:

$$T_{JMAX} = T_{MAX} + (\theta_{JA} x PD_{MAXTOTAL})$$
 (EQ. 1)

where:

- P_{DMAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- PD_{MAX} for each amplifier can be calculated as shown in Equation 2:

$$PD_{MAX} = 2*V_S \times I_{SMAX} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_L}$$
 (EQ. 2)

intersil FN6337.3 May 21, 2008


where:


- T_{MAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_S = Supply voltage (Magnitude of V₊ and V₋)
- I_{MAX} = Maximum supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application


15

• R_L = Load resistance

SOT-23 Package Family







MDP0038

SOT-23 PACKAGE FAMILY


	MILLIN		
SYMBOL	SOT23-5	SOT23-6	TOLERANCE
Α	1.45	1.45	MAX
A1	0.10	0.10	±0.05
A2	1.14	1.14	±0.15
b	0.40	0.40	±0.05
С	0.14	0.14	±0.06
D	2.90	2.90	Basic
E	2.80	2.80	Basic
E1	1.60	1.60	Basic
е	0.95	0.95	Basic
e1	1.90	1.90	Basic
L	0.45	0.45	±0.10
L1	0.60	0.60	Reference
N	5	6	Reference


Rev. F 2/07


NOTES:

- 1. Plastic or metal protrusions of 0.25mm maximum per side are not included.
- Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. This dimension is measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- Index area Pin #1 I.D. will be located within the indicated zone (SOT23-6 only).
- 6. SOT23-5 version has no center lead (shown as a dashed line).

Wafer Level Chip Scale Package (WLCSP)







W3x2.6C 3x2 ARRAY 6 BALL WAFER LEVEL CHIP SCALE PACKAGE


SYMBOL	MILLIMETERS
A	0.51 Min, 0.55 Max
A ₁	0.225 ±0.015
A ₂	0.305 ±0.013
b	Ф0.323 ±0.025
D	0.955 ±0.020
D ₁	0.50 BASIC
E	1.455 ±0.020
E ₁	1.00 BASIC
е	0.50 BASIC
SD	0.25 BASIC
SE	0.00 BASIC


Rev. 3 03/08


NOTES:

1. All dimensions are in millimeters.

Small Outline Package Family (SO)







MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)


		INCHES							
SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	-


NOTES


Rev. M 2/07


- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

Mini SO Package Family (MSOP)









MDP0043

MINI SO PACKAGE FAMILY


	MILLIMETERS			
SYMBOL	MSOP8	MSOP10	TOLERANCE	NOTES
Α	1.10	1.10	Max.	-
A1	0.10	0.10	±0.05	-
A2	0.86	0.86	±0.09	-
b	0.33	0.23	+0.07/-0.08	-
С	0.18	0.18	±0.05	-
D	3.00	3.00	±0.10	1, 3
E	4.90	4.90	±0.15	-
E1	3.00	3.00	±0.10	2, 3
е	0.65	0.50	Basic	-
L	0.55	0.55	±0.15	-
L1	0.95	0.95	Basic	-
N	8	10	Reference -	

Rev. D 2/07

NOTES:

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

Thin Shrink Small Outline Plastic Packages (TSSOP)



NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

M14.173

14 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIM	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.047	-	1.20	-
A1	0.002	0.006	0.05	0.15	-
A2	0.031	0.041	0.80	1.05	-
b	0.0075	0.0118	0.19	0.30	9
С	0.0035	0.0079	0.09	0.20	-
D	0.195	0.199	4.95	5.05	3
E1	0.169	0.177	4.30	4.50	4
е	0.026	BSC	0.65 BSC		-
Е	0.246	0.256	6.25	6.50	-
L	0.0177	0.0295	0.45	0.75	6
N	14		14		7
α	0°	8°	0°	8º	-

Rev. 2 4/06

FN6337.3

May 21, 2008

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil