inter_{sil}

DATASHEET

Compact Synchronous Buck Regulator

ISL8002B

The <u>ISL8002B</u> is a highly efficient, monolithic, synchronous step-down DC/DC converter that can deliver up to 2A of continuous output current from a 2.7V to 5.5V input supply. It uses peak current mode control architecture to allow very low duty cycle operation. ISL8002B operates at a 2MHz switching frequency, thereby providing superior transient response and allowing for the use of a small inductor. ISL8002B also has excellent stability.

The ISL8002B integrates very low $r_{DS(ON)}$ MOSFETs in order to maximize efficiency. In addition, since the high-side MOSFET is a PMOS, the need for a boot capacitor is eliminated, thereby reducing external component count.

The device can be configured for either PFM (discontinuous conduction) or PWM (continuous conduction) operation at light load. PFM provides high efficiency by reducing switching losses at light loads and PWM for fast transient response, which helps reduce the output noise and RF interference.

The device is offered in a space saving 8 Ld 2mmx2mm TDFN Pb-free package with exposed pad for improved thermal performance. The complete converter occupies less than 64mm² area.

Features

- VIN range 2.7V to 5.5V
- IOUT maximum is 2A
- External soft-start programmable
- Output tracking and sequencing
- Switching frequency is 2MHz
- Selectable PFM or PWM operation option
- · Overcurrent and short-circuit protection
- Over-temperature/thermal protection
- V_{IN} undervoltage lockout and V_{OUT} overvoltage protection
- Up to 95% peak efficiency


Applications

- General purpose POL
- · Industrial, instrumentation and medical equipment
- FPGAs
- Telecom and networking equipment
- Game console

(EQ. 1)

Related Literature

 <u>UG008</u>, "ISL8002BDEM01Z Demonstration Board User Guide"



$$R_1 = R_2 \left(\frac{V_0}{VFB} - 1\right)$$

FIGURE 1. TYPICAL APPLICATION CIRCUIT CONFIGURATION (INTERNAL COMPENSATION OPTION)




Table of Contents

Ordering Information
Pin Configuration
Pin Descriptions
Functional Block Diagram
Absolute Maximum Ratings
Thermal Information
Recommended Operating Conditions
Electrical Specifications
Typical Performance Curves
Theory of Operation
PWM Control Scheme 17 PFM Mode 17
Overcurrent Protection 18 Short-circuit Protection 18
Negative Current Protection 18 PG 18 UVLO 18
Enable, Disable and Soft Start-up
Output Tracking and Sequencing
Discharge Mode (Soft-stop) 20 Thermal Shutdown 20 Power Derating Characteristics 20
Applications Information
Output Inductor and Capacitor Selection20Output Voltage Selection20Input Capacitor Selection20Output Capacitor Selection20Output Capacitor Selection20Layout Considerations21
Revision History
About Intersil
Package Outline Drawing

IABLE 1.	KEY DIFFERENCES BETWEEN FAMILY OF PARTS

PART NUMBER	INTERNAL/ EXTERNAL COMP	TRACKING/EXTERNAL SOFT- START	OUTPUT CURRENT (A)	PG RISING/FALLING DELAY TIME	NOMINAL SWITCHING FREQUENCY (MHz)
ISL8002/A	Yes	No	2	1ms/15µs	1/2
ISL80019/A	Yes	No	1.5	1ms/15µs	1/2
ISL8002B	No	Yes	2	0.1ms/15µs	2

TABLE 2. RECOMMENDED COMPONENT VALUE SELECTION TABLE

V _{OUT} (V)	С ₁ (µF)	C ₂ MINIMUM (µF)	С _З (рF)	L ₁ (µH)	R ₁ , R ₃ (<u>Note 1</u>) (kΩ)	R ₂ , R ₄ (<u>Note 1</u>) (kΩ)
0.8	22	3 X10	4.7	0.82	33	100
1.2	22	3 X10	4.7	1.0	100	100
1.5	22	3 X10	4.7	1.0	150	100
1.8	22	3 X10	4.7	1.2	200	100
2.5	22	3 X10	4.7	1.8	316	100
3.3	22	3 X10	4.7	2.2	450	100

NOTE:

1. Populate R₃ and R₄ if Tracking feature is used. Ratio between R₁/R₂ should equal R₃/R₄. Otherwise connect SS/TR to V_{IN} for internal soft-start.

Ordering Information

PART NUMBER (Notes 2, 3, 4)	PART MARKING	TAPE AND REEL QUANTITY	TECHNICAL SPECIFICATIONS	TEMPERATURE RANGE (°C)	PACKAGE Tape and Reel (RoHS Compliant)	PKG. DWG. #
ISL8002BIRZ-T	02В	1000	2A, 2MHz	-40 to +85	8 Ld TDFN	L8.2x2C
ISL8002BIRZ-T7A	02В	250	2A, 2MHz	-40 to +85	8 Ld TDFN	L8.2x2C
ISL8002BDEM01Z	Demonstration Board	1		·		


NOTES:

2. Please refer to TB347 for details on reel specifications.

3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

4. For Moisture Sensitivity Level (MSL), please see device information page for ISL8002B. For more information on MSL please see techbrief TB363.


Pin Configuration



Pin Descriptions

PIN NUMBER	SYMBOL	PIN DESCRIPTION
1	VIN	The input supply for the power stage of the PWM regulator and the source for the internal linear regulator that provides bias for the IC. Place a minimum of 10µF ceramic capacitance from VIN to GND and as close as possible to the IC for decoupling.
2	EN	Device enable input. When the voltage on this pin rises above 1.4V, the device is enabled. The device is disabled when the pin is pulled to ground. When the device is disabled, a 100Ω resistor discharges the output through the PHASE pin. See Figure 3, "Functional Block Diagram" on page 5 for details.
3	MODE	Mode selection pin. Connect to logic high or input voltage VIN for PWM mode. Connect to logic low or ground for PFM mode. There is an internal $1M\Omega$ pull-down resistor to prevent an undefined logic state in case the MODE pin is left floating, however, it is not recommended to leave this pin floating.
4	PG	Power-good output is pulled to ground during the soft-start interval and also when the output voltage is below regulation limits. There is an internal 5MΩ internal pull-up resistor on this pin.
5	SS/TR	Soft-start pins for regulator. If SS/TR pin is tied to VIN, an internal soft-start of 1ms will be used. A resistor divider from VIN to SS/TR and a capacitor from the SS/TR pin to ground determines the output ramp rate. Adding a resistive divider across SS/TR can be used for output tracking. See the <u>"Output Tracking and Sequencing" on page 18</u> for soft-start and output tracking/sequencing details. Maximum C _{SS} value is 1µF.
6	FB	Feedback pin for the regulator. FB is the negative input to the voltage loop error amplifier. The output voltage is set by an external resistor divider connected to FB. In addition, the power-good PWM regulator's power-good and undervoltage protection circuits use FB to monitor the output voltage.
7	PGND	Power and analog ground connections. Connect directly to the board GND plane.
8	PHASE	Power stage switching node for output voltage regulation. Connect to the output inductor. This pin is discharged by a 100Ω resistor when the device is disabled. See <u>Figure 3</u> , <u>"Functional Block Diagram" on page 5</u> for details.
9	EPAD	The exposed pad must be connected to the PGND pin for proper electrical performance. Place as many vias as possible under the pad connecting to the PGND plane for optimal thermal performance.

Functional Block Diagram



Absolute Maximum Ratings

VIN
PHASE1.5V (100ns)/-0.3V (DC) to 6V (DC) or 7V (20ms)
EN, COMP, PG, MODE
FB
Junction Temperature Range at 0A+150°C
ESD Rating
Human Body Model (Tested per JESD22-JS-001) 4kV
Charged Device Model (Tested per JESD22-C101D) 2kV
Latch-up (Tested per JESD78D, Class 2, Level A) ±100mA at +125°C

Thermal Information

Thermal Resistance (Typical, <u>Notes 5, 6</u>)	θ JA (°C∕W)	θ _{JC} (°C/W)
2x2 TDFN Package	71	7
Junction Temperature Range		5°C to +125°C
Storage Temperature Range	6	5°C to +150°C
Pb-free Reflow Profile		see <u>TB493</u>

Recommended Operating Conditions

V _{IN} Supply Voltage Range	2.7V to 5.5V
Load Current Range	0A to 2A
Junction Temperature Range	40°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 5. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u> for details.
- 6. For $\theta_{\text{JC}},$ the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications $T_J = -40$ °C to +125 °C, $V_{IN} = 2.7V$ to 5.5V, unless otherwise noted. Typical values are at $T_A = +25$ °C. Boldface limits apply across the operating temperature range, -40 °C to +85 °C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (<u>Note 7</u>)	ТҮР	MAX (<u>Note 7</u>)	UNIT
INPUT SUPPLY						
V _{IN} Undervoltage Lockout Threshold	V _{UVLO}	Rising, no load		2.5	2.7	v
		Falling, no load	2.2	2.4		v
Quiescent Supply Current	I _{VIN}	MODE = PFM (GND), no load at the output		35	60	μA
		MODE = PWM (V _{IN}), no load at the output		8	15	mA
Shutdown Supply Current	I _{SD}	MODE = PFM (GND), V _{IN} = 5.5V, EN = low		20	30	μA
OUTPUT REGULATION	4	1	1			
Feedback Voltage	V _{FB}		0.595	0.600	0.605	v
		T _J = -40°C to +125°C	0.589	0.6	0.605	v
		SS/TR = 100mV	0.08	0.100	0.12	v
		SS/TR = 500mV	0.490	0.500	0.510	v
VFB Bias Current	I _{VFB}	V _{FB} = 2.7V. T _J = -40°C to +125°C	-120	50	350	nA
Line Regulation		V _{IN} = V ₀ + 0.5V to 5.5V, nominal = 3.6V T _J = -40°C to +125°C	-0.32	-0.05	0.28	%/V
Load Regulation		(Note 8)		< -0.2		%/A
Soft-start Ramp Time Cycle		SS/TR = V _{IN}		1		ms
PROTECTIONS	4		1			
Positive Peak Current Limit	IPLIMIT		2.7	3.2	3.7	Α
Peak Skip Limit	I _{SKIP}	V _{IN} = 3.6V, V _{OUT} = 1.8V (see <u>"Applications</u> <u>Information" on page 20</u> for more detail)		450		mA
Zero Cross Threshold			-170	-70	30	mA
Negative Current Limit	INLIMIT		-2.37	-1.8	-1	Α
Thermal Shutdown		Temperature rising		150		°C
Thermal Shutdown Hysteresis		Temperature falling		25		°C


Electrical Specifications $T_J = -40$ °C to +125 °C, $V_{IN} = 2.7V$ to 5.5V, unless otherwise noted. Typical values are at $T_A = +25$ °C. Boldface limits apply across the operating temperature range, -40 °C to +85 °C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (<u>Note 7</u>)	ТҮР	MAX (<u>Note 7</u>)	UNIT
COMPENSATION		1				
Error Amplifier Transconductance				80		μA/V
Transresistance	RT		0.24	0.3	0.40	Ω
PHASE	k		I			
P-channel MOSFET ON-resistance		V _{IN} = 5V, I _O = 200mA		117		mΩ
N-channel MOSFET ON-resistance		V _{IN} = 5V, I _O = 200mA		86		mΩ
OSCILLATOR	L		I			
Nominal Switching Frequency	fsw		1700	2000	2300	kHz
PG	L.	1	I		1	
Output Low Voltage		1mA sinking current			0.3	v
Delay Time (Rising Edge)				0.1	0.2	ms
PGOOD Delay Time (Falling Edge)				5		μs
PG Pin Leakage Current		PG = VIN		0.01	0.1	μA
UVP PG Rising Threshold			80	85	90	%
UVP PG Hysteresis				5		%
EN AND MODE LOGIC	I	1	I			
EN Logic Input Low					1	v
EN Logic Input High			1.4			v
MODE Logic Input Low					0.4	v
MODE Logic Input High			1.4			v
Logic Input Leakage Current	IMODE	Pulled up to 5.5V		5.5	8	μA

NOTES:


7. Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested.


8. Not tested in production. Characterized using evaluation board. Refer to Figures 10 through 12 load regulation diagrams. T_A +105°C represents near worst case operating point.



Typical Performance Curves

Typical Performance Curves (Continued)













FIGURE 11. V_{OUT} REGULATION vs LOAD, f_{SW} = 2MHz, V_{OUT} = 1.8V, T_A = +25 $^{\circ}$ C



















FIGURE 15. SHUTDOWN AT NO LOAD f_{SW} = 2MHz, V_{IN} = 5V, MODE = PWM, T_A = +25 $^\circ\text{C}$

Typical Performance Curves (Continued)





100µs/DIV

FIGURE 17. SHUTDOWN AT 2A LOAD f_{SW} = 2MHz, V_{IN} = 5V, MODE = PWM, T_{A} = +25 $^{\circ}$ C










FIGURE 16. START-UP AT 2A LOAD $f_{SW} = 2MHz$, $V_{IN} = 5V$, MODE = PWM, $T_A = +25$ °C







FIGURE 18. COINCIDENTAL VOLTAGE TRACKING START-UP AT NO LOAD, V_{IN} = 5V, MODE = PWM, T_A = +25°C





Typical Performance Curves (Continued)








FIGURE 23. SEQUENTIAL SHUTDOWN USING EN AND PG AT NO LOAD, V_{IN} = 5V, MODE = PWM, T_A = +25 $^\circ$ C




FIGURE 25. SEQUENTIAL SHUTDOWN USING EN AND PG AT FULL LOAD, V_{IN} = 5V, MODE = PWM, T_A = +25°C





FIGURE 27. RATIOMETRIC SHUTDOWN WITH V_{OUT1} LEADING V_{OUT2} AT NO LOAD, V_{IN} = 5V, MODE = PWM, T_A = +25 °C








FIGURE 26. RATIOMETRIC START-UP WITH V_{OUT1} LEADING V_{OUT2} AT NO LOAD, V_{IN} = 5V, MODE = PWM, T_A = +25 °C

Typical Performance Curves (Continued)








FIGURE 28. RATIOMETRIC START-UP WITH V_{OUT1} LEADING V_{OUT2} AT FULL LOAD, V_{IN} = 5V, MODE = PWM, T_A = +25 °C












FIGURE 29. RATIOMETRIC SHUTDOWN WITH V_{OUT1} LEADING V_{OUT2} AT FULL LOAD, V_{IN} = 5V, MODE = PWM, T_A = +25 °C







FIGURE 31. START-UP AT NO LOAD, V_{IN} = 5V, MODE = PWM, T_A = +25 $^\circ\text{C}$





Typical Performance Curves (Continued)













FIGURE 35. SHUTDOWN AT 2A LOAD, V_{IN} = 5V, MODE = PWM, T_A = +25 $^\circ$ C


















FIGURE 38. START-UP V_{IN} AT 2A LOAD, V_{IN} = 5V, MODE = PFM, $T_A = +25$ °C

Typical Performance Curves (Continued)







FIGURE 41. START-UP V_{IN} AT NO LOAD, V_{IN} = 5V, MODE = PWM,


T_A = +25°C

500µs/DIV



PHASE 1V/DIV










FIGURE 43. JITTER AT FULL LOAD PWM, V_{IN} = 5V, MODE = PWM, T_A = +25°C







PHASE 5V/DIV V_{OUT} 10mV/DIV IL 0.5A/DIV 500ns/DIV



Typical Performance Curves (Continued)











FIGURE 47. STEADY STATE AT 2A LOAD, V_{IN} = 5V, MODE = PFM, T_A = +25 °C


















FIGURE 50. OUTPUT SHORT CIRCUIT, V_{IN} = 5V, MODE = PWM, T_A = +25 °C

Typical Performance Curves (Continued)









FIGURE 53. PWM TO PFM TRANSITION, V_{IN} = 5V, MODE = PFM, T_A = +25 °C








FIGURE 55. OVER-TEMPERATURE PROTECTION, V_{IN} = 5V, MODE = PWM, T_A = +159 ° C

Theory of Operation

The device is a step-down switching regulator optimized for battery powered applications. It operates at a high switching frequency, which enables the use of smaller inductors resulting in small form factor, while also providing excellent efficiency. Further, at light loads while in PFM mode, the regulator reduces the switching frequency, thereby minimizing the switching loss and maximizing battery life. The quiescent current, when the output is not loaded, is typically only 35µA. The supply current is typically only 20µA when the regulator is shut down.

PWM Control Scheme

Pulling the MODE pin HI (>2.5V) forces the converter into PWM mode, regardless of output current. The device employs the current-mode Pulse-Width Modulation (PWM) control scheme for fast transient response and pulse-by-pulse current limiting. Refer to the <u>"Functional Block Diagram" on page 5</u>. The current loop consists of the oscillator, the PWM comparator, current sensing circuit and the slope compensation for the current loop stability. The slope compensation is 900mV/Ts, which changes with frequency. The gain for the current sensing circuit is typically 300mV/A. The control reference for the current loops comes from the error amplifier's (EAMP) output.

The PWM operation is initialized by the clock from the oscillator. The P-channel MOSFET is turned on at the beginning of a PWM cycle and the current in the MOSFET starts to ramp-up. When the sum of the current amplifier, CSA, and the slope compensation reaches the control reference of the current loop, the PWM comparator COMP sends a signal to the PWM logic to turn off the P-FET and turn on the N-Channel MOSFET. The N-FET stays on until the end of the PWM cycle. Figure 56 shows the typical operating waveforms during the PWM operation. The dotted lines illustrate the sum of the slope compensation ramp and the current-sense amplifier's CSA output. To ensure proper PWM control, minimum on time need to be greater than 90ns.




FIGURE 56. PWM OPERATION WAVEFORMS

The reference voltage is 0.6V, which is used by feedback to adjust the output of the error amplifier, V_{EAMP}. The error amplifier is a transconductance amplifier that converts the voltage error signal to a current output. The voltage loop is internally compensated with the 27pF and 200k Ω RC network. The maximum EAMP voltage output is precisely clamped to 1.6V.

PFM Mode

Pulling the MODE pin LO (<0.4V) forces the converter into PFM mode. The device enters a pulse-skipping mode at light load to minimize the switching loss by reducing the switching frequency. Figure 57 illustrates the skip-mode operation. A zero-cross sensing circuit shown in Figure 57 monitors the N-FET current for zero crossing. When 16 consecutive cycles of the inductor current crossing zero are detected, the regulator enters the skip mode. During the sixteen detecting cycles, the current in the inductor is allowed to become negative. The counter is reset to zero when the current in any cycle does not cross zero.

Once the skip mode is entered, the pulse modulation starts being controlled by the SKIP comparator shown in the <u>"Functional</u> <u>Block Diagram" on page 5</u>. Each pulse cycle is still synchronized by the PWM clock. The P-FET is turned on at the clock's rising edge and turned off when the output is higher than 1.5% of the nominal regulation or when its current reaches the peak Skip current limit value. Then the inductor current is discharging to OA and stays at zero. The internal clock is disabled. The output voltage reduces gradually due to the load current discharging the output capacitor. When the output voltage drops to the nominal voltage, the P-FET will be turned on again at the rising edge of the internal clock as it repeats the previous operations.

The regulator resumes normal PWM mode operation when the output voltage drops 1.5% below the nominal voltage.




FIGURE 57. SKIP MODE OPERATION WAVEFORMS

Overcurrent Protection

The overcurrent protection is realized by monitoring the CSA output with the OCP comparator, as shown in the <u>"Functional</u> <u>Block Diagram" on page 5</u>. The current sensing circuit has a gain of 300mV/A, from the P-FET current to the CSA output. When the CSA output reaches a threshold, the OCP comparator is tripped to turn off the P-FET immediately. The overcurrent function protects the switching converter from a shorted output by monitoring the current flowing through the upper MOSFET.

Upon detection of overcurrent condition, the upper MOSFET will be immediately turned off and will not be turned on again until the next switching cycle. If the overcurrent condition goes away, the output will resume back into regulation point.

Short-circuit Protection

The short-circuit protection (SCP) comparator monitors the VFB pin voltage for output short-circuit protection. When the VFB is lower than 0.3V, the SCP comparator forces the PWM oscillator frequency to drop to 1/3 of the normal operation value. This comparator is effective during start-up or an output short-circuit event.

Negative Current Protection

Similar to the overcurrent, the negative current protection is realized by monitoring the current across the low-side N-FET, as shown in the <u>"Functional Block Diagram" on page 5</u>. When the valley point of the inductor current reaches -1.8A for 2 consecutive cycles, both P-FET and N-FET shut off. The 100 Ω in parallel to the N-FET will activate discharging the output into regulation. The control will begin to switch when output is within regulation. The regulator will be in PFM for 20µs before switching to PWM if necessary.

PG

PG is an output of a comparator that continuously monitors the buck regulator output voltage. PG is actively held low when EN is low and during the buck regulator soft-start period. After 0.1ms delay of the soft-start period, PG becomes high impedance as long as the output voltage is within nominal regulation voltage set by VFB. When VFB drops 15% below the nominal regulation voltage, the device pulls PG low. Any fault condition forces PG low until the fault condition is cleared by attempts to soft-start. There is an internal $5M\Omega$ pull-up resistor to fit most applications. An external resistor can be added from PG to VIN for more pull-up strength.

UVLO

When the input voltage is below the Undervoltage Lockout (UVLO) threshold, the regulator is disabled.

Enable, Disable and Soft Start-up

After the VIN pin exceeds its rising POR trip point (nominal 2.7V), the device begins operation. If the EN pin is held low externally, nothing happens until this pin is released. Once the EN is released and above the logic threshold, the internal default soft-start time is 1ms if SS/TR is tied high above 0.6V.

Output Tracking and Sequencing

Output soft-start programming, tracking and sequencing between multiple regulators can be implemented by using the SS/TR pin. Independent programming soft-start for each channel is shown in Figure 58. The output ramp time for each channel (t_{SS}) is set by the soft-start capacitor (C_{SS}). Maximum C_{SS} value is 1µF and the SS time should be greater than 1ms.

Figures 59, 60 and 61 show several configurations for output tracking/sequencing for a 3.3V and 1.8V application.

Ratiometric tracking is achieved in <u>Figure 59</u> by connecting SS/TR on each channel. The measurement is shown in <u>Figures 26</u> through <u>29</u>.

By connecting a feedback network from V_{OUT1} to the SS/TR2 pin with the same ratio that sets V_{OUT2} voltage, absolute tracking shown in <u>Figure 60</u> is implemented. The measurement is shown in <u>Figures 18</u> through 21. If the output of Channel 1 is shorted to GND, it will enter overcurrent mode, SS/TR2 will be pulled low through the added resistor between V_{OUT1} and SS2 and this will force Channel 2 into being low as well.

<u>Figure 61</u> illustrates output sequencing. When EN1 is transitioned high, V_{OUT1} comes up first and V_{OUT2} won't start until OUT1 > 85% of its regulation point. The measurement is shown in <u>Figures 22</u> through <u>25</u>.




FIGURE 58. PROGRAMMING SOFT-START




FIGURE 60. COINCIDENTAL VOLTAGE TRACKING





FIGURE 59. RATIOMETRIC START-UP






FIGURE 61. OUTPUT SEQUENCING

Discharge Mode (Soft-stop)

When a transition to shutdown mode occurs or the VIN UVLO is set, the outputs discharge to GND through an internal 100Ω switch.

Thermal Shutdown

The device has built-in thermal protection. When the internal temperature reaches +150°C, the regulator is completely shut down. As the temperature drops to +125°C, the device resumes operation by stepping through the soft-start.

Power Derating Characteristics

To prevent the ISL8002B from exceeding the maximum junction temperature, some thermal analysis is required. The temperature rise is given by <u>Equation 2</u>:

$$T_{RISE} = (PD)(\theta_{JA})$$
(EQ. 2)

Where PD is the power dissipated by the regulator and θ_{JA} is the thermal resistance from the junction of the die to the ambient temperature. The junction temperature, T_J, is given by Equation 3:

$$T_{\perp} = (T_{\Delta} + T_{\mathsf{RISE}}) \tag{EQ. 3}$$

Where T_A is the ambient temperature. For the DFN package, the θ_{JA} is +71 $^\circ\text{C/W}.$

The actual junction temperature should not exceed the absolute maximum junction temperature of +125°C when considering the thermal design.

The ISL8002B delivers full current at ambient temperatures up to +85°C. If the thermal impedance from the thermal pad maintains the junction temperature below the thermal shutdown level, (depending on the input voltage/output voltage combination and the switching frequency) the device power dissipation must be reduced to maintain the junction temperature at or below the thermal shutdown level. Figure 62 illustrates the approximate output current derating versus ambient temperature for the ISL8002DEM01Z kit.




FIGURE 62. DERATING CURVE vs TEMPERATURE

Applications Information

Output Inductor and Capacitor Selection

To consider steady state and transient operations, the ISL8002B typically requires a 1.2μ H inductor. Higher or lower inductor value can be used to optimize the total converter system performance. For example, for higher output voltage 3.3V application, in order to decrease the inductor ripple current and output voltage ripple, the output inductor value can be increased. It is recommended to set the inductor ripple current to be approximately 30% of the maximum output current for optimized performance. The inductor ripple current can be expressed as shown in Equation 4:

$$\Delta I = \frac{V_{O} \bullet \left(1 - \frac{V_{O}}{V_{IN}}\right)}{L \bullet f_{SW}}$$
(EQ. 4)

The inductor's saturation current rating needs to be at least larger than the peak current.

The device uses an internal compensation network and the output capacitor value is dependent on the output voltage. The ceramic capacitor is recommended to be X5R or X7R.

Output Voltage Selection

The output voltage of the regulator can be programmed (from 0.6V up to 80% of V_{IN}) via an external resistor divider that is used to scale the output voltage relative to the internal reference voltage and feed it back to the inverting input of the error amplifier.

The output voltage programming resistor, R_2 , will depend on the value chosen for the feedback resistor and the desired output voltage of the regulator. The value for the feedback resistor is typically between $10k\Omega$ and $100k\Omega$, as shown in Equation 5.

$$R_1 = R_2 \left(\frac{V_0}{VFB} - 1\right)$$
(EQ. 5)

If the output voltage desired is 0.6V, then R_2 is left unpopulated and R_1 is shorted. There is a leakage current from VIN to PHASE. It is recommended to preload the output with $10\mu A$ minimum. For better performance, add 4.7pF in parallel with R_1 . Check loop analysis before use in application.

Input Capacitor Selection

The main functions for the input capacitor are to provide decoupling of the parasitic inductance and to provide filtering function to prevent the switching current flowing back to the battery rail. At least two 22μ F X5R or X7R ceramic capacitors are a good starting point for the input capacitor selection.

Output Capacitor Selection

An output capacitor is required to filter the inductor current. Output ripple voltage and transient response are two critical factors when considering output capacitance choice. The current mode control loop allows for the use of low ESR ceramic capacitors and thus smaller board layout. Electrolytic and polymer capacitors may also be used.

Additional consideration applies to ceramic capacitors. While they offer excellent overall performance and reliability, the actual in-circuit capacitance must be considered. Ceramic capacitors are rated using large peak-to-peak voltage swings and with no DC bias. In the DC/DC converter application, these conditions do not reflect reality. As a result, the actual capacitance may be considerably lower than the advertised value. Consult the manufacturers datasheet to determine the actual in-application capacitance. Most manufacturers publish capacitance vs DC bias so that this effect can be easily accommodated. The effects of AC voltage are not frequently published, but an assumption of ~20% further reduction will generally suffice. The result of these considerations can easily result in an effective capacitance 50% lower than the rated value. Nonetheless, they are a very good choice in many applications due to their reliability and extremely low ESR.

<u>Equations 6</u> and <u>7</u> allow calculation of the required capacitance to meet a desired ripple voltage level. Additional capacitance may be used.

For the ceramic capacitors (low ESR) =

$$V_{OUTripple} = \frac{\Delta I}{8^* f_{SW} * C_{OUT}}$$
(EQ. 6)

Where ${\it \Delta}I$ is the inductor's peak-to-peak ripple current, f_{SW} is the switching frequency and C_{OUT} is the output capacitor.

If using electrolytic capacitors then:

$$V_{OUTripple} = \Delta I^* ESR$$
 (EQ. 7)

Regarding transient response needs, a good starting point is to determine the allowable overshoot in V_{OUT} if the load is suddenly removed. In this case, energy stored in the inductor will be transferred to C_{OUT} causing its voltage to rise. After calculating capacitance required for both ripple and transient needs, choose the larger of the calculated values. Equation 8 determines the required output capacitor value in order to achieve a desired overshoot relative to the regulated voltage.

$$C_{OUT} = \frac{I_{OUT}^{2} L}{V_{OUT}^{2} (V_{OUTMAX} / V_{OUT})^{2} - 1)}$$
(EQ. 8)

Where V_{OUTMAX}/V_{OUT} is the relative maximum overshoot allowed during the removal of the load. For an overshoot of 5%, Equation 8 becomes Equation 9

$$C_{OUT} = \frac{I_{OUT}^{2*L}}{V_{OUT}^{2*(1.05^{2}-1)}}$$
(EQ. 9)

Layout Considerations

The PCB layout is a very important converter design step to make sure the designed converter works well. The power loop is composed of the output inductor L's, the output capacitor COUT, the PHASE's pins and the PGND pin. It is necessary to make the power loop as small as possible and the connecting traces among them should be direct, short and wide. The switching node of the converter, the PHASE pins and the traces connected to the node are very noisy, so keep the voltage feedback trace away from these noisy traces. The input capacitor should be placed as closely as possible to the VIN pin and the ground of the input and output capacitors should be connected as closely as possible. The heat of the IC is mainly dissipated through the thermal pad. Maximizing the copper area connected to the thermal pad is preferable. In addition, a solid ground plane is helpful for better EMI performance. It is recommended to add at least 4 vias ground connection within the pad for the best thermal relief.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
June 5, 2015	FN8690.2	Figure 13 on page 9 changed the color of the curve: blue changed to pink and pink one changed to blue. POD on page 23 updated, changes since rev0: Tiebar Note updated From: Tiebar shown (if present) is a non-functional feature. To: Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
February 20, 2015	FN8690.1	Added ISL8002BIRZ-T7A to Ordering Information table on page 3. Added ESD Ratings and Latch-up on page 6. Clarified Application section on page 20.
November 10, 2014	FN8690.0	Initial Release.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

For additional products, see <u>www.intersil.com/en/products.html</u>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


Package Outline Drawing

L8.2x2C


8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE (TDFN) WITH E-PAD Rev 1, 5/15









TYPICAL RECOMMENDED LAND PATTERN







NOTES:

- Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.