# **Automotive Inductive Load Driver**

This MicroIntegration<sup>™</sup> part provides a single component solution to switch inductive loads such as relays, solenoids, and small DC motors without the need of a free-wheeling diode. It accepts logic level inputs, thus allowing it to be driven by a large variety of devices including logic gates, inverters, and microcontrollers.

#### **Features**

- Provides Robust Interface between D.C. Relay Coils and Sensitive Logic
- Capable of Driving Relay Coils Rated up to 150 mA at 12 Volts
- Replaces 3 or 4 Discrete Components for Lower Cost
- Internal Zener Eliminates Need for Free-Wheeling Diode
- Meets Load Dump and other Automotive Specs
- Pb-Free Packages are Available

### **Typical Applications**

- Automotive and Industrial Environment
- Drives Window, Latch, Door, and Antenna Relays

#### **Benefits**

- Reduced PCB Space
- Standardized Driver for Wide Range of Relays
- Simplifies Circuit Design and PCB Layout
- Compliance with Automotive Specifications



## ON Semiconductor®

http://onsemi.com

#### **MARKING DIAGRAMS**



SOT-23 CASE 318 STYLE 21



JW6 = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)



SC-74 CASE 318F STYLE 7



JW6 = Specific Device Code

M = Date Code

= Pb-Free Package


(Note: Microdot may be in either location)


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NUD3124LT1	SOT-23	3000/Tape & Reel
NUD3124LT1G	SOT-23 (Pb-Free)	3000/Tape & Reel
NUD3124DMT1	SC-74	3000/Tape & Reel
NUD3124DMT1G	SC-74 (Pb-Free)	3000/Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### INTERNAL CIRCUIT DIAGRAMS





## **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Symbol	Rating	Value	Unit	
$V_{DSS}$	Drain-to-Source Voltage - Continuous (T <sub>J</sub> = 125°C)	28	V	
$V_{GSS}$	Gate-to-Source Voltage - Continuous (T <sub>J</sub> = 125°C)	12	V	
I <sub>D</sub>	Drain Current – Continuous (T <sub>J</sub> = 125°C)	150	mA	
E <sub>Z</sub>	Single Pulse Drain–to–Source Avalanche Energy (For Relay's Coils/Inductive Loads of 80 $\Omega$ or Higher) (T <sub>J</sub> Initial = 85°C)	250	mJ	
P <sub>PK</sub>	Peak Power Dissipation, Drain–to–Source (Notes 1 and 2) (T <sub>J</sub> Initial = 85°C)	20	W	
E <sub>LD1</sub>	Load Dump Suppressed Pulse, Drain–to–Source (Notes 3 and 4) (Suppressed Waveform: $V_s$ = 45 V, $R_{SOURCE}$ = 0.5 $\Omega$ , T = 200 ms) (For Relay's Coils/Inductive Loads of 80 $\Omega$ or Higher) (T <sub>J</sub> Initial = 85°C)	80	V	
E <sub>LD2</sub>	Inductive Switching Transient 1, Drain–to–Source (Waveform: $R_{SOURCE}$ = 10 $\Omega$ , T = 2.0 ms) (For Relay's Coils/Inductive Loads of 80 $\Omega$ or Higher) (T <sub>J</sub> Initial = 85°C)	100	V	
E <sub>LD3</sub>	Inductive Switching Transient 2, Drain–to–Source (Waveform: $R_{SOURCE}$ = 4.0 $\Omega$ , T = 50 $\mu$ s) (For Relay's Coils/Inductive Loads of 80 $\Omega$ or Higher) (T <sub>J</sub> Initial = 85°C)	300	V	
Rev-Bat	Reverse Battery, 10 Minutes (Drain–to–Source) (For Relay's Coils/Inductive Loads of 80 Ω or more)	-14	V	
Dual-Volt	Dual Voltage Jump Start, 10 Minutes (Drain-to-Source)	28	V	
ESD	Human Body Model (HBM) According to EIA/JESD22/A114 Specification	2,000	V	

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- Nonrepetitive current square pulse 1.0 ms duration.
   For different square pulse durations, see Figure 2.
   Nonrepetitive load dump suppressed pulse per Figure 3.
- 4. For relay's coils/inductive loads higher than 80  $\Omega$ , see Figure 4.

## THERMAL CHARACTERISTICS

Symbol	Rating	Value	Unit	
T <sub>A</sub>	Operating Ambient Temperature		-40 to 125	°C
TJ	Maximum Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature Range		-65 to 150	°C
$P_{D}$	Total Power Dissipation (Note 5) Derating above 25°C	SOT-23	225 1.8	mW mW/°C
P <sub>D</sub>	Total Power Dissipation (Note 5) Derating above 25°C	SC-74	380 3.0	mW mW/°C
$R_{\theta JA}$	Thermal Resistance Junction-to-Ambient (Note 5)	SOT-23 SC-74	556 329	°C/W

5. Mounted onto minimum pad board.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Characteristic	Symbol	Min	Тур	Max	Unit			
OFF CHARACTERISTICS								
Drain to Source Sustaining Voltage (I <sub>D</sub> = 10 mA)	V <sub>BRDSS</sub>	28	34	38	V			
Drain to Source Leakage Current $ (V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}) \\ (V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125^{\circ}\text{C}) \\ (V_{DS} = 28 \text{ V}, V_{GS} = 0 \text{ V}) \\ (V_{DS} = 28 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125^{\circ}\text{C}) $	I <sub>DSS</sub>	- - - -	- - - -	0.5 1.0 50 80	μΑ			
Gate Body Leakage Current $ (V_{GS} = 3.0 \text{ V}, V_{DS} = 0 \text{ V}) \\ (V_{GS} = 3.0 \text{ V}, V_{DS} = 0 \text{ V}, T_{J} = 125^{\circ}\text{C}) \\ (V_{GS} = 5.0 \text{ V}, V_{DS} = 0 \text{ V}) \\ (V_{GS} = 5.0 \text{ V}, V_{DS} = 0 \text{ V}, T_{J} = 125^{\circ}\text{C}) $	I <sub>GSS</sub>	- - - -	- - - -	60 80 90 110	μΑ			
ON CHARACTERISTICS								
Gate Threshold Voltage $ (V_{GS} = V_{DS}, I_D = 1.0 \text{ mA}) $ $ (V_{GS} = V_{DS}, I_D = 1.0 \text{ mA}, T_J = 125^{\circ}\text{C}) $	V <sub>GS(th)</sub>	1.3 1.3	1.8 -	2.0 2.0	V			
Drain to Source On–Resistance ( $I_D$ = 150 mA, $V_{GS}$ = 3.0 V) ( $I_D$ = 150 mA, $V_{GS}$ = 3.0 V, $T_J$ = 125°C) ( $I_D$ = 150 mA, $V_{GS}$ = 5.0 V) ( $I_D$ = 150 mA, $V_{GS}$ = 5.0 V, $T_J$ = 125°C)	R <sub>DS(on)</sub>	- - - -	- - - -	1.4 1.7 0.8 1.1	Ω			
Output Continuous Current $ (V_{DS} = 0.25 \text{ V}, V_{GS} = 3.0 \text{ V}) $ $ (V_{DS} = 0.25 \text{ V}, V_{GS} = 3.0 \text{ V}, T_J = 125^{\circ}\text{C}) $	I <sub>DS(on)</sub>	150 140	200 -	_ _	mA			
Forward Transconductance $(V_{DS} = 12 \text{ V}, I_D = 150 \text{ mA})$	9FS	_	500	-	mmho			
DYNAMIC CHARACTERISTICS								
Input Capacitance $(V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$	Ciss	_	32	-	pf			
Output Capacitance $(V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$	Coss	_	21	-	pf			
Transfer Capacitance $(V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$	Crss	_	8.0	-	pf			
SWITCHING CHARACTERISTICS								
Propagation Delay Times: High to Low Propagation Delay; Figure 1, $(V_{DS} = 12 \text{ V}, V_{GS} = 3.0 \text{ V})$ Low to High Propagation Delay; Figure 1, $(V_{DS} = 12 \text{ V}, V_{GS} = 3.0 \text{ V})$	<sup>t</sup> PHL <sup>t</sup> PLH	_ _	890 912		ns			
High to Low Propagation Delay; Figure 1, ( $V_{DS}$ = 12 V, $V_{GS}$ = 5.0 V) Low to High Propagation Delay; Figure 1, ( $V_{DS}$ = 12 V, $V_{GS}$ = 5.0 V)	t <sub>PHL</sub> t <sub>PLH</sub>		324 1280					
Transition Times: Fall Time; Figure 1, ( $V_{DS}$ = 12 V, $V_{GS}$ = 3.0 V) Rise Time; Figure 1, ( $V_{DS}$ = 12 V, $V_{GS}$ = 3.0 V)	t <sub>f</sub> t <sub>r</sub>	_ _	2086 708	- -	ns			
Fall Time; Figure 1, $(V_{DS} = 12 \text{ V}, V_{GS} = 5.0 \text{ V})$ Rise Time; Figure 1, $(V_{DS} = 12 \text{ V}, V_{GS} = 5.0 \text{ V})$	t <sub>f</sub> t <sub>r</sub>	- -	556 725	- -				

## **TYPICAL PERFORMANCE CURVES**

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. Switching Waveforms




Figure 2. Maximum Non-repetitive Surge Power versus Pulse Width




Figure 3. Load Dump Waveform Definition




Figure 4. Load Dump Capability versus Relay's Coil dc Resistance




Figure 5. Drain-to-Source Leakage versus Junction Temperature




Figure 6. Gate-to-Source Leakage versus Junction Temperature




Figure 7. Breakdown Voltage versus Junction Temperature




Figure 8. Output Characteristics




Figure 9. Transfer Function




Figure 10. On Resistance Variation versus **Junction Temperature** 

Figure 11. On Resistance Variation versus Gate-to-Source Voltage




Figure 12. Zener Clamp Voltage versus Zener Current




Figure 13. Transient Thermal Response for NUD3124LT1

## **APPLICATIONS INFORMATION**





Figure 14. Applications Diagram

## **PACKAGE DIMENSIONS**

## **SOT-23 (TO-236)** CASE 318-08 **ISSUE AN**



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.


  4. 318–01 THRU –07 AND –09 OBSOLETE, NEW STANDARD 318–08.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN NOM MAX		
Α	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
С	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.081
L	0.10	0.20	0.30	0.004	0.008	0.012
L1	0.35	0.54	0.69	0.014	0.021	0.029
HE	2.10	2.40	2.64	0.083	0.094	0.104

# STYLE 21: PIN 1. GATE 2. SOURG 3. DRAIN

- SOURCE


#### **SOLDERING FOOTPRINT\***




<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## **PACKAGE DIMENSIONS**

SC-74 CASE 318F-05 ISSUF L





#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS
- OF BASE MATERIAL.
  4. 318F-01, -02, -03 OBSOLETE. NEW STANDARD 318F-04.


	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.90	1.00	1.10	0.035	0.039	0.043
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.25	0.37	0.50	0.010	0.015	0.020
С	0.10	0.18	0.26	0.004	0.007	0.010
D	2.90	3.00	3.10	0.114	0.118	0.122
E	1.30	1.50	1.70	0.051	0.059	0.067
е	0.85	0.95	1.05	0.034	0.037	0.041
L	0.20	0.40	0.60	0.008	0.016	0.024
HE	2.50	2.75	3.00	0.099	0.108	0.118
θ	0°	_	10°	0°	_	10°

### STYLE 7:

- PIN 1. SOURCE 1 2. GATE 1

  - 3. DRAIN 2 4. SOURCE 2
  - 5. GATE 2
  - 6. DRAIN 1

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MicroIntegration is a trademark of Semiconductor Components Industries, LLC (SCILLC)

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ltc (SCILLC) solicit esserves the inject to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative