3.3V/5V ECL 8-Bit Serial/Parallel Converter

Description

The MC10/100EP445 is an integrated 8–bit differential serial to parallel data converter with asynchronous data synchronization. The device has two modes of operation. CKSEL HIGH mode is designed to operate NRZ data rates of up to 3.3 Gb/s, while CKSEL LOW mode is designed to operate at twice the internal clock data rate of up to 5.0 Gb/s. The conversion sequence was chosen to convert the first serial bit to Q0, the second bit to Q1, etc. Two selectable differential serial inputs, which are selected by SINSEL, provide this device with loop–back testing capability. The MC10/100EP445 has a SYNC pin which, when held high for at least two consecutive clock cycles, will swallow one bit of data shifting the start of the conversion data from D_n to D_{n+1} . Each additional shift requires an additional pulse to be applied to the SYNC pin.

Control pins are provided to reset and disable internal clock circuitry. Additionally, $V_{\rm BB}$ pin is provided for single–ended input condition.

The 100 Series contains temperature compensation.


Features


- 1530 ps Propagation Delay
- 5.0 Gb/s Typical Data Rate for CLKSEL LOW Mode
- Differential Clock and Serial Inputs
- V_{BB} Output for Single-Ended Input Applications
- Asynchronous Data Synchronization (SYNC)
- Asynchronous Master Reset (RESET)
- PECL Mode Operating Range: $V_{CC} = 3.0 \text{ V}$ to 5.5 V with $V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range: $V_{CC} = 0 V$ with $V_{EE} = -3.0 V$ to -5.5 V
- Open Input Default State
- CLK ENABLE Immune to Runt Pulse Generation
- Pb–Free Packages are Available*



ON Semiconductor®

http://onsemi.com





G = Pb–Free Package


*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 16 of this data sheet.

Semiconductor Components Industries, LLC, 2006 July, 2006 – Rev. 11

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.



con- tion.	

Table 2. TRUTH TABLE

	FUNCTION	
PIN	High	Low
SINSEL	Select SINB Input	Select SINA Input
CKSEL	Q: PCLK = 8:1 CLK: Q = 1:1 CLK: ПЛПЛПЛПП Q XX	Q: PCLK = 8:1 CLK: Q = 1:2 CLK TUTUTUTUT QX
CKEN	Synchronously Disable Internal Clock Circuitry	Synchronously Enable Internal Clock Circuitry
RESET	Asynchronous Master Reset	Synchronous Enable
SYNC	Asynchronously Applied to Swallow a Data Bit	Normal Conversion Process






Table 3. ATTRIBUTES

Characterist	ics	Va	lue		
Internal Input Pulldown Resistor		75 kΩ			
Internal Input Pull-up Resistor		Ν	/A		
ESD Protection	Human Body Model Machine Model Charged Device Model	> 20	2 kV 20 V 2 kV		
Moisture Sensitivity, Indefinite Time	Out of Drypack (Note 1)	Pb Pkg	Pb–Free Pkg		
	LQFP-32	Level 2	Level 2		
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–0	@ 0.125 in		
Transistor Count		993 D	evices		
Meets or exceeds JEDEC Spec EIA	/JESD78 IC Latchup Test				

1. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		6	V
V_EE	NECL Mode Power Supply	$V_{CC} = 0 V$		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{c} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6 6	V V
l _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			± 0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	32 LQFP 32 LQFP	80 55	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	32 LQFP	12 to 17	°C/W
T _{sol}	Wave Solder Pb Pb-Free	<2 to 3 sec @ 248°C <2 to 3 sec @ 260°C		265 265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Unit

mΑ

mV

mV

m٧

mV

mV

V

μA

μA

150

			–40°C			25°C			85°C	
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах
I _{EE}	Power Supply Current	95	119	143	98	122	146	100	125	150
V _{OH}	Output HIGH Voltage (Note 3)	2165	2290	2415	2230	2355	2480	2290	2415	2540
V _{OL}	Output LOW Voltage (Note 3)	1365	1490	1615	1430	1555	1680	1490	1615	1740
V _{IH}	Input HIGH Voltage (Single–Ended)	2090		2415	2155		2480	2215		2540
V _{IL}	Input LOW Voltage (Single-Ended)	1365		1690	1460		1755	1490		1815
V _{BB}	Output Voltage Reference	1790	1890	1990	1855	1955	2055	1915	2015	2115
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration)	2.0		3.3	2.0		3.3	2.0		3.3

0.5

Table 5. 10EP DC CHARACTERISTICS, PECL $V_{CC} = 3.3 \text{ V}, V_{EE} = 0 \text{ V}$ (Note 2)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

150

0.5

150

0.5

2. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.3 V to –2.2 V.

(Note 4)

 $I_{\rm H}$

Ι_{ΙL}

Input HIGH Current

Input LOW Current

3. All loading with 50 Ω to V_{CC} – 2.0 V. 4. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current (Note 6)	95	119	143	98	122	146	100	125	150	mA
V _{OH}	Output HIGH Voltage (Note 7)	3865	3990	4115	3930	4055	4180	3990	4115	4240	mV
V _{OL}	Output LOW Voltage (Note 7)	3065	3190	3315	3130	3255	3380	3190	3315	3440	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	3790		4115	3855		4180	3915		4240	mV
V _{IL}	Input LOW Voltage (Single-Ended)	3065		3390	3130		3455	3190		3515	mV
V_{BB}	Output Voltage Reference	3490	3590	3690	3555	3655	3755	3615	3715	3815	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 8)	2.0		5.0	2.0		5.0	2.0		5.0	V
I _{IH}	Input HIGH Current			150			150			150	μA
IIL	Input LOW Current	0.5			0.5			0.5			μA

Table 6. 10EP DC CHARACTERISTICS, PECL V_{CC} = 5.0 V, V_{EE} = 0 V (Note 5)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +2.0 V to -0.5 V.

6. Required 500 lfpm air flow when using +5 V power supply. For (V_{CC} - V_{EE}) >3.3 V, 5 Ω to 10 Ω in line with V_{EE} required for maximum thermal protection at elevated temperatures. Recommend V_{CC}–V_{EE} operation at \leq 3.3 V.

7. All loading with 50 Ω to V_{CC} – 2.0 V.

8. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal.

			−40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current (Note 10)	95	119	143	98	122	146	100	125	150	mA
V _{OH}	Output HIGH Voltage (Note 11)	-1135	-1010	-885	-1070	-945	-820	-1010	-885	-760	mV
V _{OL}	Output LOW Voltage (Note 11)	-1935	-1810	-1685	-1870	-1745	-1620	-1810	-1685	-1560	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	-1210		-885	-1145		-820	-1085		-760	mV
V _{IL}	Input LOW Voltage (Single–Ended)	-1935		-1610	-1870		-1545	-1810		-1485	mV
V _{BB}	Output Voltage Reference	-1510	-1410	-1310	-1445	-1345	-1245	-1385	-1285	-1185	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 12)	V _{EE}	+2.0	0.0	V _{EE}	+2.0	0.0	V _{EE} ·	+2.0	0.0	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current	0.5			0.5			0.5			μA

Table 7. 10EP DC CHARACTERISTICS, NECL $V_{CC} = 0 \text{ V}$, $V_{EE} = -5.5 \text{ V}$ to -3.0 V (Note 9)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

9. Input and output parameters vary 1:1 with V_{CC} .

10. Required 500 lfpm air flow when using –5 V power supply. For (V_{CC} – V_{EE}) >3.3 V, 5 Ω to 10 Ω in line with V_{EE} required for maximum thermal protection at elevated temperatures. Recommend V_{CC}-V_{EE} operation at \leq 3.3 V.

11. All loading with 50 Ω to V_{CC} – 2.0 V. 12. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	95	119	143	98	122	146	100	125	150	mA
V _{OH}	Output HIGH Voltage (Note 14)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V _{OL}	Output LOW Voltage (Note 14)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V _{IH}	Input HIGH Voltage (Single–Ended)	2075		2420	2075		2420	2075		2420	mV
V _{IL}	Input LOW Voltage (Single-Ended)	1355		1675	1355		1675	1355		1675	mV
V_{BB}	Output Voltage Reference	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 15)	2.0		3.3	2.0		3.3	2.0		3.3	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current	0.5			0.5			0.5			μA

Table 8. 100EP DC CHARACTERISTICS, PECL V_{CC} = 3.3 V, V_{EE} = 0 V (Note 13)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

13. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.3 V to -2.2 V.

14. All loading with 50 Ω to V_{CC} – 2.0 V.

15. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal.

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current (Note 17)	95	119	143	98	122	146	100	125	150	mA
V _{OH}	Output HIGH Voltage (Note 18)	3855	3980	4105	3855	3980	4105	3855	3980	4105	mV
V _{OL}	Output LOW Voltage (Note 18)	3055	3180	3305	3055	3180	3305	3055	3180	3305	mV
VIH	Input HIGH Voltage (Single-Ended)	3775		4120	3775		4120	3775		4120	mV
V _{IL}	Input LOW Voltage (Single-Ended)	3055		3375	3055		3375	3055		3375	mV
V _{BB}	Output Voltage Reference	3475	3575	3675	3475	3575	3675	3475	3575	3675	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 19)	2.0		5.0	2.0		5.0	2.0		5.0	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current	0.5			0.5			0.5			μΑ

Table 9. 100EP DC CHARACTERISTICS, PECL V_{CC} = 5.0 V, V_{EE} = 0 V (Note 16)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

16. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +2.0 V to –0.5 V.

17. Required 500 lfpm air flow when using +5 V power supply. For $(V_{CC} - V_{EE}) > 3.3 V$, 5 Ω to 10 Ω in line with V_{EE} required for maximum thermal protection at elevated temperatures. Recommend $V_{CC} - V_{EE}$ operation at $\leq 3.3 V$.

18. All loading with 50 Ω to V_{CC} – 2.0 V. 19. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

			−40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current (Note 21)	95	119	143	98	122	146	100	125	150	mA
V _{OH}	Output HIGH Voltage (Note 22)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V _{OL}	Output LOW Voltage (Note 22)	-1945	-1820	-1695	-1945	-1820	-1695	-1945	-1820	-1695	mV
V _{IH}	Input HIGH Voltage (Single–Ended)	-1225		-880	-1225		-880	-1225		-880	mV
V _{IL}	Input LOW Voltage (Single-Ended)	-1945		-1625	-1945		-1625	-1945		-1625	mV
V_{BB}	Output Voltage Reference	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 23)	V _{EE}	+ 2.0	0.0	V _{EE}	+ 2.0	0.0	V _{EE} ·	+ 2.0	0.0	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current	0.5			0.5			0.5			μΑ

Table 10. 100EP DC CHARACTERISTICS, NECL $V_{CC} = 0 \text{ V}$, $V_{EE} = -5.5 \text{ V}$ to -3.0 V (Note 20)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

20. Input and output parameters vary 1:1 with V_{CC}. 21. Required 500 lfpm air flow when using –5.0 V power supply. For (V_{CC} – V_{EE}) > 3.3 V, 5 Ω to 10 Ω in line with V_{EE} required for maximum thermal protection at elevated temperatures. Recommend V_{CC} – V_{EE} operation at \leq 3.3 V.

22. All loading with 50 Ω to V_{CC} – 2.0 V. 23. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.


			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Мах	Min	Тур	Мах	Min	Тур	Max	Unit
f _{max}	$\begin{array}{llllllllllllllllllllllllllllllllllll$		2.5 3.3		2.0 2.8	2.5 3.3		1.7 2.8	2.2 3.3		GHz
t _{PLH} , t _{PHL}	Propagation Delay to CLK to C Output Differential CLK TO PCL		1475 1240	1710 1490	1335 1050	1557 1310	1795 1580	1450 1140	1663 1420	1950 1710	ps
ts	Setup Time SINA, B+ TO CLK+ (Figure 4 CKEN+ TO CLK- (Figure 5	-400 100	-459 50		-420 100	-479 50		-440 100	-492 50		ps
t _h	Hold Time CLK+ TO SINA, B– (Figure 4 CLK– TO CKEN (Figure 5		474 -35		550 45	490 -35		560 45	508 -35		ps
t _{RR} /t _{RR2}	Reset Recovery (Figure 3)	350	180		350	180		350	180		ps
t _{PW}	Minimum Pulse Width RESE	400			400			400			ps
t _{JITTER}	RMS Random Clock Jitter @ 2.0 GHz CLK_SEL LOW @ 2.5 GHz CLK_SELF HIGH @ 3.0 GHz CLK_SEL HIGH	1		1.5 1.0 1.5			1.5 1.0 2.0			1.5 1.5 2.5	ps
V _{PP}	Input Voltage Swing (Differential Configuration) (Note 25)	150	800	1200	150	800	1200	150	800	1200	mV
t _r t _f	Output Rise/Fall Times Q/C (20% – 80%) PCLK/PCL		180 180	400 250	100 100	200 200	400 300	125 125	230 230	425 325	ps


Table 11. AC CHARACTERISTICS $V_{CC} = 0 V$; $V_{EE} = -3.0 V$ to -5.5 V or $V_{CC} = 3.0 V$ to 5.5 V; $V_{EE} = 0 V$ (Note 24)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

24. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to V_{CC} – 2.0 V.

25. VPP(min) is the minimum input swing for which AC parameters are guaranteed.








Figure 4. Data Setup and Hold Time





Figure 5. CKEN Setup and Hold Time

APPLICATION INFORMATION

The MC10/100EP445 is an integrated 1:8 serial to parallel converter with two modes of operation selected by CKSEL (Pin 7). CKSEL HIGH mode only latches data on the rising edge of the input CLK and CKSEL LOW mode latches data on both the rising and falling edge of the input CLK. CKSEL LOW is the open default state. Either of the two differential input serial data path provided for this device, SINA and SINB, can be chosen with the SINSEL pin (pin 25). SINA is the default input path when SINSEL pin is left floating. Because of internal pull–downs on the input pins, all input pins will default to logic low when left open.

The two selectable serial data paths can be used for loop–back testing as well as the bit error testing.

Upon power–up, the internal flip–flops will attain a random state. To synchronize multiple flip–flops in the device, the Reset (pin 1) must be asserted. The reset pin will disable the internal clock signal irrespective of the CKEN state (CKEN disables the internal clock circuitry). The device will grab the first stream of data after the falling edge of RESET^①, followed by the falling edge of CLK^②, on second rising edge of CLK^③ in either CKSEL modes. (See Figure 6)





For CKSEL LOW operation, the data is latched on both the rising edge and the falling edge of the clock and the time from when the serial data is latched^① to when the data is seen on the parallel output^② is 6 clock cycles (see Figure 7).




Figure 7. Timing Diagram A. 1:8 Serial to Parallel Conversion with CKSEL LOW

Similarly, for CKSEL HIGH operation, the data is latched only on the rising edge of the clock and the time from when the serial data is latched^① to when the data is seen on the parallel output^② is 12 clock cycles (see Figure 8).




Figure 8. Timing Diagram A. 1:8 Serial to Parallel Conversion with CKSEL HIGH

To allow the user to synchronize the output byte data correctly, the start bit for conversion can be moved using the SYNC input pin (pin 2). Asynchronously asserting the SYNC pin will force the internal clock to swallow a clock pulse, effectively shifting a bit from the Q_n to the Q_{n-1} output as shown in Figure 9 and Figure 10. For CKSEL LOW, a single pulse applied asynchronously for two consecutive

clock cycles shifts the start bit for conversion from Q_n to Q_{n-1} . The bit is swallowed following the two clock cycle pulse width of SYNC^① on the next triggering edge of clock^② (either on the rising or the falling edge of the clock). Each additional shift requires an additional pulse to be applied to the SYNC pin. (See Figure 9)




Figure 9. Timing Diagram A. 1:8 Serial to Parallel Conversion with SYNC Pulse at CKSEL LOW

For CKSEL HIGH, a single pulse applied asynchronously for three consecutive clock cycles shifts the start bit for conversion from Q_n to Q_{n-1} . The bit is swallowed following the three clock cycle pulse width of SYNC^① on the next

triggering edge of clock (on the rising edge of the clock only). Each additional shift requires an additional pulse to be applied to the SYNC pin. (See Figure 10)




Figure 10. Timing Diagram A. 1:8 Serial to Parallel Conversion with SYNC Pulse at CKSEL HIGH

The synchronous $\overline{\text{CKEN}}$ (pin 3) applied with at least one clock cycle pulse length will disable the internal clock signal. The synchronous $\overline{\text{CKEN}}$ will suspend all of the device activities and prevent runt pulses from being generated. The rising edge of $\overline{\text{CKEN}}$ followed by the falling

edge of CLK will suspend all activities. The first data bit will clock on the rising edge, since the falling edge of $\overline{\text{CKEN}}$ followed by the falling edge of the incoming clock triggers the enabling of the internal process. (See Figure 11)






Figure 11. Timing Diagram with CKEN with CKSEL HIGH

The differential PCLK output (pins 22 and 23) is a word framer and can help the user to synchronize the parallel data outputs. During CKSEL LOW operation, the PCLK will provide a divide by 4–clock frequency, which frames the serial data in period of PCLK output. Likewise during CKSEL HIGH operation, the PCLK will provide a divide by 8–clock frequency.

The $V_{BB}\xspace$ pin, an internally generated voltage supply, is available to this device only. For single–ended input

conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μF capacitor, which will limit the current sourcing or sinking to 0.5mA. When not used, V_{BB} should be left open. Also, both outputs of the differential pair must be terminated (50 Ω to $V_{TT} = V_{CC} - 2$ V) even if only one output is used.





ORDERING INFORMATION


Device	Package	Shipping [†]	
MC10EP445FA	LQFP-32	250 Units / Tray	
MC10EP445FAG	LQFP-32 (Pb-Free)	250 Units / Tray	
MC10EP445FAR2	LQFP-32	2000 / Tape & Reel	
MC10EP445FAR2G	LQFP-32 (Pb-Free)	2000 / Tape & Reel	
MC100EP445FA	LQFP-32	250 Units / Tray	
MC100EP445FAG	LQFP-32 (Pb-Free)	250 Units / Tray	
MC100EP445FAR2	LQFP-32	2000 / Tape & Reel	
MC100EP445FAR2G	LQFP-32 (Pb-Free)	2000 / Tape & Reel	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	_	Designing with PECL (ECL at +5.0 V)
AN1503/D	_	ECLinPS [™] I/O SPiCE Modeling Kit
AN1504/D	_	Metastability and the ECLinPS Family
AN1568/D	_	Interfacing Between LVDS and ECL
AN1642/D	_	The ECL Translator Guide
AND8001/D	_	Odd Number Counters Design
AND8002/D	_	Marking and Date Codes
AND8020/D	_	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	_	AC Characteristics of ECL Devices

PACKAGE DIMENSIONS



http://onsemi.com 17

ECLinPS is a trademark of Semiconductor Components INdustries, LLC (SCILLC).

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use payes that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative