3.3V ECL D Flip-Flop with Set and Reset

Description

The MC100LVEL31 is a D flip-flop with set and reset. The device is functionally equivalent to the EL31 device but operates from a 3.3 V supply. With propagation delays and output transition times essentially equivalent to the EL31, the LVEL31 is ideally suited for those applications which require the ultimate in AC performance at low power supply voltages.

Both set and reset inputs are asynchronous, level triggered signals. Data enters the master portion of the flip-flop when clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock.


Features

- 475 ps Typical Propagation Delay
- 2.9 GHz Toggle Frequency
- ESD Protection: >4 kV Human Body Model, >200 V Machine Model
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: $V_{CC} = 3.0$ V to 3.8 V with $V_{EE} = 0$ V
- NECL Mode Operating Range: $V_{CC} = 0 V$ with $V_{EE} = -3.0 V$ to -3.8 V
- Internal Input Pulldown Resistors
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count = 121 devices
- Pb–Free Packages are Available




ON Semiconductor®

http://onsemi.com



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.






Table 1. PIN DESCRIPTION

| PIN | FUNCTION |
|--|---|
| CLK Q, Q D R S V _{CC} V _{EE} EP | ECL Clock Input ECL Differential Data Outputs ECL Data Input ECL Reset Input ECL Set Input Positive Supply Negative Supply Exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply or leave floating open. |

Table 2. TRUTH TABLE

| D | s | R | CLK | Q | Q |
|-----------------------|---|---|-------------|----------------------|----------------------|
| L H X X X | | | Z Z X X X X | L H L Undef | H L H Undef |

Z = LOW to HIGH Transition X = Don't Care

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
|----------------------|--|--|---|-------------------|--------------|
| V _{CC} | PECL Mode Power Supply | V _{EE} = 0 V | | 8 to 0 | V |
| V_{EE} | NECL Mode Power Supply | V _{CC} = 0 V | | –8 to 0 | V |
| VI | PECL Mode Input Voltage NECL Mode Input Voltage | V _{EE} = 0 V V _{CC} = 0 V | $\begin{array}{c} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$ | 6 to 0 -6 to 0 | V V |
| l _{out} | Output Current | Continuous Surge | | 50 100 | mA mA |
| T _A | Operating Temperature Range | | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | 8 SOIC 8 SOIC | 190 130 | °C/W °C/W |
| θ_{JC} | Thermal Resistance (Junction-to-Case) | Standard Board | 8 SOIC | 41 to 44 ± 5% | °C/W |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | 8 TSSOP 8 TSSOP | 185 140 | °C/W °C/W |
| θJC | Thermal Resistance (Junction-to-Case) | Standard Board | 8 TSSOP | 41 to 44 ± 5% | °C/W |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | DFN8 DFN8 | 129 84 | °C/W °C/W |
| T _{sol} | Wave Solder Pb Pb-Free | <2 to 3 sec @ 248°C <2 to 3 sec @ 260°C | | 265 265 | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

| | | | −40°C | | | 25°C | | | 85°C | | |
|-----------------|------------------------------|------|--------------|------|------|------|------|------|------|------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 30 | 35 | | 30 | 35 | | 32 | 38 | mA |
| V _{OH} | Output HIGH Voltage (Note 2) | 2215 | 2295 | 2420 | 2275 | 2345 | 2420 | 2275 | 2345 | 2420 | mV |
| V _{OL} | Output LOW Voltage (Note 2) | 1470 | 1605 | 1745 | 1490 | 1595 | 1680 | 1490 | 1595 | 1680 | mV |
| V _{IH} | Input HIGH Voltage | 2135 | | 2420 | 2135 | | 2420 | 2135 | | 2420 | mV |
| V _{IL} | Input LOW Voltage | 1490 | | 1825 | 1490 | | 1825 | 1490 | | 1825 | mV |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μA |
| IIL | Input LOW Current | 0.5 | | | 0.5 | | | 0.5 | | | μA |

Table 4. LVPECL DC CHARACTERISTICS V_{CC} = 3.3 V; V_{EE} = 0.0 V (Note 1)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary ±0.3 V.

2. Outputs are terminated through a 50 Ω resistor to V_{CC} – 2.0 V.

Table 5. LVNECL DC CHARACTERISTICS $V_{CC} = 0.0 \text{ V}$; $V_{EE} = -3.3 \text{ V}$ (Note 1)

| | | | −40°C | | | 25°C | | | 85°C | | |
|-----------------|------------------------------|-------|--------------|-------|-------|-------|-------|-------|-------|-------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 30 | 35 | | 30 | 35 | | 32 | 38 | mA |
| V _{OH} | Output HIGH Voltage (Note 4) | -1085 | -1005 | -880 | -1025 | -955 | -880 | -1025 | -955 | -880 | mV |
| V _{OL} | Output LOW Voltage (Note 4) | -1830 | -1695 | -1555 | -1810 | -1705 | -1620 | -1810 | -1705 | -1620 | mV |
| V _{IH} | Input HIGH Voltage | -1165 | | -880 | -1165 | | -880 | -1165 | | -880 | mV |
| V _{IL} | Input LOW Voltage | -1810 | | -1475 | -1810 | | -1475 | -1810 | | -1475 | mV |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μA |
| I _{IL} | Input LOW Current | 0.5 | | | 0.5 | | | 0.5 | | | μA |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

3. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary \pm 0.3 V.

4. Outputs are terminated through a 50 Ω resistor to V_{CC} – 2.0 V.

| | | | -40°C | | | 25°C | | | 85°C | | |
|--------------------------------------|--|------------|------------|------------|------------|------------|------------|------------|------------|------------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{max} | Maximum Toggle Frequency | 2.7 | | | 2.9 | | | 2.9 | | | GHz |
| t _{PLH} t _{PHL} | Propagation Delay to Output CLK S, R | 365 385 | 465 475 | 580 620 | 375 395 | 475 485 | 590 630 | 415 435 | 530 525 | 630 670 | ps |
| t _S t _H | Setup Time Hold Time | 150 250 | 0 100 | | 150 250 | 0 100 | | 150 250 | 0 100 | | ps |
| t _{RR} | Set/Reset Recovery | 400 | 200 | | 400 | 200 | | 400 | 200 | | ps |
| t _{JITTER} | Cycle-to-Cycle Jitter | | TBD | | | TBD | | | TBD | | ps |
| t _{PW} | Minimum Pulse Width CLK Set, Reset | 340 600 | | | 340 600 | | | 340 600 | | | ps |
| t _r t _f | Output Rise/Fall Times Q (20% – 80%) | 120 | 220 | 320 | 120 | 220 | 320 | 120 | 220 | 320 | ps |

Table 6. AC CHARACTERISTICS V_{CC} = 3.3 V; V_{EE} = 0.0 V or V_{CC} = 0.0 V; V_{EE} = -3.3 V (Note 5)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. V_{EE} can vary ±0.3 V.




Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|------------------|----------------------|-----------------------|
| MC100LVEL31D | SOIC-8 | 98 Units / Rail |
| MC100LVEL31DG | SOIC-8 (Pb-Free) | 98 Units / Rail |
| MC100LVEL31DR2 | SOIC-8 | 2500 / Tape & Reel |
| MC100LVEL31DR2G | SOIC-8 (Pb-Free) | 2500 / Tape & Reel |
| MC100LVEL31DT | TSSOP-8 | 100 Units / Rail |
| MC100LVEL31DTG | TSSOP-8 (Pb-Free) | 100 Units / Rail |
| MC100LVEL31DTR2 | TSSOP-8 | 2500 / Tape & Reel |
| MC100LVEL31DTR2G | TSSOP-8 (Pb-Free) | 2500 / Tape & Reel |
| MC100LVEL31MNR4 | DFN8 | 1000 / Tape & Reel |
| MC100LVEL31MNR4G | DFN8 (Pb-Free) | 1000 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Resource Reference of Application Notes

| AN1405/D | - | ECL Clock Distribution Techniques |
|-----------|---|---|
| AN1406/D | - | Designing with PECL (ECL at +5.0 V) |
| AN1503/D | _ | ECLinPS [™] I/O SPiCE Modeling Kit |
| AN1504/D | - | Metastability and the ECLinPS Family |
| AN1568/D | - | Interfacing Between LVDS and ECL |
| AN1672/D | - | The ECL Translator Guide |
| AND8001/D | - | Odd Number Counters Design |
| AND8002/D | - | Marking and Date Codes |
| AND8020/D | - | Termination of ECL Logic Devices |
| AND8066/D | - | Interfacing with ECLinPS |
| AND8090/D | - | AC Characteristics of ECL Devices |
| | | |


PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07

ISSUE AH



SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:


- NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) DEB SUB

- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| | MILLIN | IETERS | INCHES | | |
|-----|--------|--------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 4.80 | 5.00 | 0.189 | 0.197 | |
| в | 3.80 | 4.00 | 0.150 | 0.157 | |
| С | 1.35 | 1.75 | 0.053 | 0.069 | |
| D | 0.33 | 0.51 | 0.013 | 0.020 | |
| G | 1.27 | 7 BSC | 0.050 BSC | | |
| н | 0.10 | 0.25 | 0.004 | 0.010 | |
| J | 0.19 | 0.25 | 0.007 | 0.010 | |
| к | 0.40 | 1.27 | 0.016 | 0.050 | |
| М | 0 ° | 8 ° | 0 ° | 8 ° | |
| Ν | 0.25 | 0.50 | 0.010 | 0.020 | |
| s | 5.80 | 6.20 | 0.228 | 0.244 | |

PACKAGE DIMENSIONS

TSSOP-8 DT SUFFIX PLASTIC TSSOP PACKAGE CASE 948R-02 **ISSUE A**




- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15
- GATE DOINS SHALL NOT EXCEED 0.13
 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) DED SIDE PER SIDE. 5. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIN | IETERS | INC | HES |
|-----|--------|----------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 2.90 | 3.10 | 0.114 | 0.122 |
| В | 2.90 | 3.10 | 0.114 | 0.122 |
| С | 0.80 | 1.10 | 0.031 | 0.043 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.40 | 0.70 | 0.016 | 0.028 |
| G | 0.65 | BSC | 0.026 | BSC |
| Κ | 0.25 | 0.40 | 0.010 | 0.016 |
| L | 4.90 | 4.90 BSC | | BSC |
| М | 0° | 6 ° | 0° | 6° |

PACKAGE DIMENSIONS

DFN8 CASE 506AA-01 ISSUE D



NOTES:

 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.

 DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL

0.25 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| | MILLIMETERS | | | | | | |
|-----|-------------|------|--|--|--|--|--|
| DIM | MIN | MAX | | | | | |
| Α | 0.80 | 1.00 | | | | | |
| A1 | 0.00 | 0.05 | | | | | |
| A3 | 0.20 | REF | | | | | |
| b | 0.20 | 0.30 | | | | | |
| D | 2.00 | BSC | | | | | |
| D2 | 1.10 | 1.30 | | | | | |
| E | 2.00 | BSC | | | | | |
| E2 | 0.70 | 0.90 | | | | | |
| е | 0.50 | BSC | | | | | |
| К | 0.20 | | | | | | |
| L | 0.25 | 0.35 | | | | | |

ECLinPS is a trademark of Semiconductor Components INdustries, LLC (SCILLC).

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use patent solut. Cwas negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative