Preferred Device

Sensitive Gate Silicon Controlled Rectifiers Reverse Blocking Thyristors

Designed primarily for half-wave ac control applications, such as motor controls, heating controls, and power supplies; or wherever half-wave, silicon gate-controlled devices are needed.

Features

- Sensitive Gate Allows Triggering by Microcontrollers and other Logic Circuits
- Blocking Voltage to 800 Volts
- On-State Current Rating of 8 Amperes RMS at 80°C
- High Surge Current Capability 80 Amperes
- Rugged, Economical TO-220AB Package
- Glass Passivated Junctions for Reliability and Uniformity
- Minimum and Maximum Values of IGT, VGT and IH Specified for Ease of Design
- Immunity to dv/dt 5 V/µsec Minimum at 110°C
- Pb–Free Packages are Available*

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Vdrm, Vrrm	400 600 800	V
On-State RMS Current (180° Conduction Angles; T _C = 80°C)	I _{T(RMS)}	8.0	A
Peak Non-Repetitive Surge Current (1/2 Cycle, Sine Wave, 60 Hz, $T_J = 110^{\circ}C$)	I _{TSM}	80	A
Circuit Fusing Consideration (t = 8.33 ms)	l ² t	26.5	A ² sec
Forward Peak Gate Power (Pulse Width \leq 1.0 $\mu s,~T_C$ = 80°C)	P _{GM}	5.0	W
Forward Average Gate Power (t = 8.3 ms, $T_C = 80^{\circ}C$)	P _{G(AV)}	0.5	W
Forward Peak Gate Current (Pulse Width \leq 1.0 μ s, T _C = 80°C)	I _{GM}	2.0	A
Operating Junction Temperature Range	TJ	-40 to 110	°C
Storage Temperature Range	T _{stg}	-40 to 150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

 V_{DRM} and V_{RRM} for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

http://onsemi.com







AKA = Diode Polarity

PIN ASSIGNMENT				
Cathode				
Anode				
Gate				
Anode				

ORDERING INFORMATION

Device	Package	Shipping
MCR8SD	TO-220AB	50 Units / Rail
MCR8SDG	TO-220AB (Pb-Free)	50 Units / Rail
MCR8SM	TO-220AB	50 Units / Rail
MCR8SMG	TO-220AB (Pb-Free)	50 Units / Rail
MCR8SN	TO-220AB	50 Units / Rail
MCR8SNG	TO-220AB (Pb-Free)	50 Units / Rail

Preferred devices are recommended choices for future use and best overall value.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case Junction-to-Ambient	$R_{ extsf{ heta}JC} \ R_{ heta}JA$	2.2 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 Seconds	TL	260	°C

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Peak Repetitive Forward or Reverse Blocking Current (Note 3) $(V_D = Rated V_{DRM} and V_{RRM}; R_{GK} = 1 k\Omega)$	T _J = 25°C T _J = 110°C	I _{DRM} , I _{RRM}			10 500	μΑ
ON CHARACTERISTICS						
Peak Forward On–State Voltage (Note 2) (I _{TM} = 16 A)		V _{TM}	-	_	1.8	V
Gate Trigger Current (Continuous dc) (Note 4) $(V_D = 12 \text{ V}; \text{ R}_L = 100 \Omega)$		I _{GT}	5.0	25	200	μΑ
Holding Current (Note 4) (V _D = 12 V, Gate Open, Initiating Current = 200 mA)		I _H	-	0.5	6.0	mA
Latch Current (Note 4) ($V_D = 12 V$, $I_G = 200 \mu A$)		١L	-	0.6	8.0	mA
Gate Trigger Voltage (Continuous dc) (Note 4) $(V_D = 12 \text{ V}; \text{ R}_L = 100 \Omega)$	$T_{J} = 25^{\circ}C$ $T_{J} = -40^{\circ}C$	V _{GT}	0.3 -	0.65 -	1.0 1.5	V
Gate Non–Trigger Voltage $(V_D = 12 \text{ V}, \text{ R}_L = 100 \Omega)$	T _J = 110°C	V _{GD}	0.2	-	-	V
DYNAMIC CHARACTERISTICS						
Critical Rate of Rise of Off–State Voltage ($V_D = 67\% V_{DRM}$, $R_{GK} = 1 K\Omega$, $C_{GK} = 0.1 \mu$ F, $T_J = 110^{\circ}$ C)		dv/dt	5.0	15	-	V/μs

di/dt

_

_

100

A/μs

Critical Rate of Rise of On-State Current IPK = 50 A, Pw = 40 μ sec, diG/dt = 1 A/ μ sec, Igt = 10 mA

2. Indicates Pulse Test: Pulse Width \leq 2.0 ms, Duty Cycle \leq 2%.

3. R_{GK} = 1000 Ohms included in measurement. 4. Does not include R_{GK} in measurement.

Voltage Current Characteristic of SCR

Symbol	Parameter	V _{TM}	
DRM	Peak Repetitive Off State Forward Voltage		
DRM	Peak Forward Blocking Current	on state	
RRM	Peak Repetitive Off State Reverse Voltage	I _{RRM} at V _{RRM}	
RRM	Peak Reverse Blocking Current		
′тм	Peak On State Voltage		+ Volta
н	Holding Current	Reverse Blocking Region	_M at V _{DRM}
		(off state) Forward Blockin Reverse Avalanche Region (off state) Anode –	
110		Ê 15	
		АТ	
105		2 12	d
00		(VV) (VV)	
		9 400 400 400 400 400 400 400 400 400 40	
95			D°
90			
85		이 <u>30°</u>	
	$ \infty$	щ 3	
80	30° 60° 90° 120° 180°	I. I	
75 L	1 2 3 4 5 6 7		6 7
0	Figure 1. Typical RMS Current Derating	Figure 2. On–State Power D	issipation
0	MAXIMUM @ $T_J = 110^{\circ}C$ MAXIMUM @ $T_J = 25^{\circ}C$	00 AR EN	
		GATE TRIGGER CURRENT (µ A) 00 06 06 00 09 06 00 00 00	
		30 30 20	
.1 0.5	1.0 1.5 2.0 2.5 3.0 3	0 L	65 80 95





Figure 5. Typical Holding Current versus Junction Temperature


Figure 6. Typical Gate Trigger Voltage versus Junction Temperature





PACKAGE DIMENSIONS

TO-220AB CASE 221A-09 ISSUE AA



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 CONTROLLING DIMENSION: INCH.
DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Η	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
Κ	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
Ν	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
۷	0.045		1.15	
Ζ		0.080		2.04

STYLE 3: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons and sensing out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized to applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.