# Non-Clip and Power Limit Mono Class D Amplifier with AGC

## Description

The NCP2824 is a Filterless Class D amplifier capable of delivering up to 2.4 W to a 4  $\Omega$  load with a 5 V supply voltage. With the same battery voltage, it can deliver 1.2 W to an 8  $\Omega$  load with less than 1% THD+N. The non-clipping function automatically adjusts the output voltage in order to control the distortion when an excessive input is applied to the amplifier. This adjustment is done thanks to an Automatic Gain Control circuitry (AGC) built into the chip. A simple Single wire interface allows to the non Clipping function to be enabled and disabled. It also allows the maximum distortion level in the output to be configured. A programmable power limit function is also embedded in order to protect speakers from damage caused by an excessive sound level.

### Features

- Non Clipping Function with Automatic Gain Control Circuitry
- Programmable Power Limit Function
- Single Wire Interface. No Need for Additional Components
- Max THD+N Configurable by Swire Interface
- Only One Capacitor Required
- Fully Differential Architecture: Better RF Immunity
- No Need for Input Capacitors in Fully Differential Configuration
- High Efficiency: up to 90%
- Low Quiescent Current: 2.2 mA Typ
- Large Output Power Capability
- High PSRR: up to -80 dB
- Fully Differential Capability: RF Immunity
- Thermal and Auto Recovery Short–Circuit Protection
- CMRR (-80 dB) Eliminates Two Input Coupling Capacitors
- Pb-Free and Halide-Free Device

# Typical Applications

- Audio Amplifier for:
- Cellular Phones
- Digital Cameras
- Personal Digital Assistant and Portable Media Player
- GPS

#### Demo Board Available:

• The NCP2824GEVB/D evaluation board configures the device in typical application.




# **ON Semiconductor®**

http://onsemi.com




9 PIN FLIP-CHIP FC SUFFIX CASE 499AL

### **PIN CONFIGURATION**







#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP2824FCT2G	WCSP-9 (Pb-Free)	3000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Simplified Block Diagram

#### **Table 1. PIN FUNCTION DESCRIPTION**

Pin	Pin Name	Туре	Description
A1	INP	Input	Positive Input
C1	INN	Input	Negative Input
A2	PVDD	POWER	<b>Power Supply:</b> This pin is the power supply of the device. A 4.7 $\mu$ F ceramic capacitor or larger must bypass this input to the ground. This capacitor should be placed as close a possible to this input.
B2	NC	-	Non-connected: reserved for production. Must be kept floating in the final application
A3	OUTP	Output	Positive output: Special care must be observed at layout level. See the Layout consideration section
C3	OUTN	Output	Negative output: Special care must be observed at layout level. See the Layout consideration section
C2	CNTL	Input	Control: This pin is dedicated to the control of the chip via the Single wire protocol
B3	PGND	POWER	<b>Power Ground:</b> This pin is the power ground and carries the high switching current. A high quality ground must be provided to avoid any noise spikes/uncontrolled operation. Care must be observed to avoid high-density current flow in a limited PCB copper track.
B1	AGND	POWER	Analog Ground: This pin is the analog ground of the device and must be connected to GND plane.

#### **Table 2. MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
AVDD, PVDD Pins: Power Supply Voltage (Note 2)	V <sub>DD</sub>	-0.3 to +6.0	V
INP/N Pins: Input (Note 2)	V <sub>INP/N</sub>	–0.3 to +V <sub>DD</sub>	V
Digital Input/Output: EN Pin: Input Voltage Input Current	V <sub>DG</sub> I <sub>DG</sub>	–0.3 to V <sub>DD</sub> + 0.3 1	V mA
Human Body Model (HBM) ESD Rating are (Note 3)	ESD HBM	2000	V
Machine Model (MM) ESD Rating are (Note 3)	ESD MM	200	V
WCSP 1.5 x 1.5 mm package (Notes 6 and 7) Thermal Resistance Junction to Case	R <sub>θJC</sub>	90	°C/W
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to +85	°C
Operating Junction Temperature Range	ТJ	-40 to +125	°C
Maximum Junction Temperature (Note 6)	T <sub>JMAX</sub>	+150	°C
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C
Moisture Sensitivity (Note 5)	MSL	Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at T<sub>A</sub> = 25°C.

2. According to JEDEC standard JESD22-A108B.

3. This device series contains ESD protection and passes the following tests:

Human Body Model (HBM)  $\pm$ 2.0 kV per JEDEC standard: JESD22–A114 for all pins. Machine Model (MM)  $\pm$ 200 V per JEDEC standard: JESD22–A115 for all pins.

Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78 class II.
 Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J–STD–020A.
 The thermal shutdown set to 150°C (typical) avoids irreversible damage on the device due to power dissipation.

7. The R<sub>0CA</sub> is dependent on the PCB heat dissipation. The maximum power dissipation (PD) is dependent on the min input voltage, the max output current and external components selected.

$$\mathsf{R}_{\theta \mathsf{C}\mathsf{A}} = \frac{\mathsf{1}\mathsf{2}\mathsf{5} - \mathsf{T}_{\mathsf{A}}}{\mathsf{P}_{\mathsf{D}}} - \mathsf{R}_{\theta \mathsf{J}\mathsf{C}}$$

Table 3. ELECTRICAL CHARACTERISTICS (Min & Max Limits apply for T <sub>A</sub> between -40°C to +85°C and for V <sub>DD</sub> between 2.5 V
to 5.5 V (Unless otherwise noted). Typical values are referenced to $T_A = +25^{\circ}C$ and $V_{DD} = 3.6$ V. (see Note 8))

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
GENERAL	PERFORMANCES	•	•	-	-	-
V <sub>DD</sub>	Operational Power Supply		2.5		5.5	V
F <sub>OSC</sub>	Oscillator Frequency		250	300	350	kHz
I <sub>dd</sub>	Supply current	$V_{DD}$ = 3.6 V, No Load $V_{DD}$ = 5.5 V, No Load, T <sub>A</sub> = 85°C		2.2	4.2	mA
I <sub>sd</sub>	Shutdown current	$V_{DD} = 3.6 \text{ V}, V_{CNTL} = 0 \text{ V}$ $V_{DD} = 5.5 \text{ V}, V_{CNTL} = 0 \text{ V}, T_A = 85^{\circ}\text{C}$		0.01	1	μΑ
T <sub>ON</sub>	Turn ON Time	Single Wire Activation		7.4		ms
T <sub>OFF</sub>	Turn Off Time	Single Wire Deactivation		5		ms
$Z_{sd}$	Class D Output impedance in shutdown mode	V <sub>ENL</sub> = 0 V		20		kΩ
R <sub>DS(ON)</sub>	Static drain-source on-state resistance of power Mosfets			250		mΩ
η	Efficiency	$V_{DD}$ = 3.6 V, Po = 800 mW, RL = 8 $\Omega,$ F = 1 kHz		86		%
		$V_{DD}$ = 3.6 V, Po = 1.3 W, RL = 4 $\Omega$ , F = 1 kHz		79		
$F_{LP}$	-3 dB Cut off Frequency of the Built in Low Pass Filter			30		kHz
T <sub>SD</sub>	Thermal Shut Down Protection			150		°C
T <sub>SDH</sub>	Thermal Shut Down Hysteresis			20		°C
AGC SECT	ON					
Av	Voltage gain	Single Wire 4		12		dB
Av	Voltage gain	Single Wire 5		18		dB
Aa	Max AGC attenuation			-15		dB
Avn	AGC Gain step resolution			0.5		dB
T <sub>A</sub>	Attack time			0.033		ms/Step
T <sub>R</sub>	Release Time			0.013		s/Step
Т <sub>Н</sub>	Hold Time			0.013		s/Step
S-WIRE IN	TERFACE (see Note 9)	-				
V <sub>IH</sub>	Rising Voltage Input Logic High		1.2	-	5.5	V
V <sub>IL</sub>	Falling Voltage Input Logics Low		0	-	0.4	V
V <sub>IHYS</sub>	Input Voltage Hysteresis			100		mV
R <sub>PLD</sub>	Pull Down Resistor			20		kΩ
T <sub>R</sub>	Swire Rising time				200	ns
T <sub>F</sub>	Swire Falling time			1	200	ns
T <sub>SWH</sub>	Swire High		5	10	45	μs
T <sub>SWL</sub>	Swire Low		5	10	75	μs

8. Performances guaranteed over the indicated operating temperature range by design and/or characterization, production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C.
9. Single Wire performances is guaranteed by design and characterized
10. Audio performances are given for Vdd = 3.6 V, T<sub>A</sub> = 25°C and characterized

**Table 3. ELECTRICAL CHARACTERISTICS** (Min & Max Limits apply for T<sub>A</sub> between -40°C to +85°C and for V<sub>DD</sub> between 2.5 V to 5.5 V (Unless otherwise noted). Typical values are referenced to T<sub>A</sub> = +25°C and V<sub>DD</sub> = 3.6 V. (see Note 8))

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
S-WIRE INT	S-WIRE INTERFACE (see Note 9)						
F <sub>SWF</sub>	Input S-wire Frequency				100	kHz	
T <sub>EHDT</sub>	Enable High Delay Time		0		400	μs	
T <sub>SDD</sub>	Time to Shunt Down Delay		300		400	μs	
T <sub>WAKE-UP</sub>	Time to Wake up from shutdown				500	μs	
T <sub>VALID</sub>	Time to Valid Data		300		400	μs	

ALIDIO DEDEODMANCES (soo Noto 10)

	FORMANCES (see Note 10)											
V <sub>oo</sub>	Output offset	Av = 12 dB			0.3	mV						
PSRR <sub>DC</sub>	Power supply rejection ratio	From V <sub>DD</sub> =	From $V_{DD}$ = 2.5 V to 5.5 V			dB						
PSRR <sub>AC</sub>	Power supply rejection ratio	F = 217 Hz,	Input ac grounde	d, Av = 12 dB	-70	dB						
		F = 1 kHz, I	nput ac grounded	Av = 12 dB	-70							
SNR	Signal to noise ratio	Vp = 5 V, Po Av = 12 dB	Vp = 5 V, Pout = 600 mW (A. Weighted) Av = 12 dB			dB						
CMRR	Common mode rejection ratio		Input shorted together V <sub>IC</sub> = 1 V <sub>pp</sub> , f = 217 Hz			dB						
Vn	Output Voltage noise	20 Hz < f <	Input ac grounded, Av = 12 dB 20 Hz < f < 20 kHz A. Weighted			μV						
Po	Po Output Power	RL = 8 Ω	THD+N<1%	V <sub>DD</sub> = 5 V	1.2	W						
		F = 1 kHz		V <sub>DD</sub> = 3.6 V	0.6							
				V <sub>DD</sub> = 2.5 V	0.22							
		THD+N<10%	V <sub>DD</sub> = 5 V	1.5								
								V <sub>DD</sub> = 3.6 V	0.8			
	RL = 4 Ω THD+N<1%				V <sub>DD</sub> = 2.5 V	0.4						
		THD+N<1%	V <sub>DD</sub> = 5 V	2								
		F = 1 kHz	F = 1 kHz	F = 1 kHz	F = 1 kHz	F = 1 kHz	F = 1 kHz	F = 1 kHz	F = 1 kHz	V <sub>DD</sub> = 3.6 V	1	
	THD+		V <sub>DD</sub> = 2.5 V	0.4								
		THD+N<10	THD+N<10%	V <sub>DD</sub> = 5 V	2.4							
				V <sub>DD</sub> = 3.6 V	1.3							
				V <sub>DD</sub> = 2.5 V	0.6							
THD+N	Total harmonic distortion	V <sub>DD</sub> = 3.6 V	, Po = 0.5 W		0.06	%						
	plus noise		V <sub>DD</sub> = 5 V, Po = 1 W		0.09							

8. Performances guaranteed over the indicated operating temperature range by design and/or characterization, production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C.
9. Single Wire performances is guaranteed by design and characterized
10. Audio performances are given for Vdd = 3.6 V, T<sub>A</sub> = 25°C and characterized




Figure 2. S–Wire Logic Diagram







Figure 3. S–Wire / Enable Timing Diagram




## **TYPICAL OPERATING CHARACTERISTICS**



#### **TYPICAL OPERATING CHARACTERISTICS**





# **Detailed Operating Description**

## **General Description**

The NCP2824 is a Mono class D audio amplifier featuring a preamplifier stage, a PWM stage and an H–Bridge stage with an automatic Gain control circuitry which performs the non clipping function.


## **Non Clipping Function**


In the presence of an exceeded input signal, when the audio signal is going to be clipped, the gain of the audio amplifier automatically decreases as defined by the AGC operation. The maximum level of THD is programmable and can be set by a final user through the single wire interface (see table  $n^{\circ}1$ ).

At the same time, the battery voltage is continuously monitored. The output signal is adapted to the dynamic battery voltage (Vdd) in order to avoid distortion due to supply voltage fluctuation like GSM burst.

This function solution allows the chip to maximize the sound pressure level while maintaining a controlled THD level.

The following picture depicts the non clipping operation.





## **Power Limit Function: Speaker Protection**

In addition to the non clipping function, a Power limit function is embedded in the NCP2824 in order to protect speakers from excessive output signal levels. When the output signal exceed this limit, the ???

Thus, the final user can use the Single Wire interface to program the maximum voltage rated by the speaker or to disable this power limit protection.

## AGC Operation

The AGC operation defines the timings when the non clipping function is engaged.


The typical values are described in the Electrical Table ("AGC Section").

Attack time (Ta): is defined as the minimum time between two gain decrease.

**Hold time (Th):** is defined as the minimum time between a gain increase after a gain decrease.

**Release time (Tr):** is defined as the minimum time between two gain increase.

The following pictures depict the NCP2824 non clipping operation.



## Single Wire Interface Operation

The single wire interface allows changing the default configuration of the NCP2824.

After Wake up, the NCP2824 is configured with:

- AGC enable
- Non Clip + Power limit
- Gain = 18 dB
- THD max = 1%

The following table described all the NCP2824 configurations.

Pulse		
Counting	Register	Description
01	AGC	AGC disable
02		AGC Enable
03	Reset	Reset configuration
04	Gain Control	Gain = 12 dB
05	Control	Gain = 18 dB
06	THD Control	1%
07	Control	2%
08		4%
09		6%
10		8%
11		10%
12		15%
13		20%
14	NC+L	Non Clip + Power limit
15	NC	Non Clip only
16	Power Limit	0.45 V <sub>Peak</sub>
17	Control	0.9 V <sub>Peak</sub>
18		1.35 V <sub>Peak</sub>
19		1.8 V <sub>Peak</sub>
20		2.25 V <sub>Peak</sub>
21		2.7 V <sub>Peak</sub>
22		3.15 V <sub>Peak</sub>
23		3.6 V <sub>Peak</sub>

# Table 4. NCP2824 CONFIGURATION

NOTE: The given values are typical for Vdd = 3.6 V and  $T_A = 25^{\circ}C$  characterized

#### **Built-in Low Pass Filter**

This filter allows the user to connect a DAC or a CODEC directly to the NCP2824 input without increasing the output noise by mixing frequency with the DAC/CODEC output frequency. Consequently, optimized operation with DACs or CODECs is guaranteed without additional external components.

#### **Decoupling Capacitors**

The NCP2824 requires a correct decoupling of the power supply in order to guarantee the best operation in terms of audio performances. To achieve optimum performance, it is necessary to place a 4.7  $\mu$ F low ESR ceramic capacitor as close as possible to the VDD pin in order to reduce high frequency transient spikes due to parasitic inductance (see Layout considerations).

## **Input Capacitors Cin**

Thanks to its fully differential architecture, the NCP2824 does not require input capacitors. However, it is possible to

use input capacitors when the differential source is not biased or in single ended configuration. In this case it is necessary to take into account the corner frequency which can influence the low frequency response of the NCP2824. The following equation will help choose the adequate input capacitor.

$$fc = \frac{1}{2 \cdot \pi \cdot 75 \cdot 10^3 \cdot Cin}$$

### **Over Current Protection**

This protection allows an over current in the H–Bridge to be detected. When the current is higher than 2 A, the H–Bridge is positioned in high impedance. When the short circuit is removed or the current is lower, the NCP2824 goes back to normal operation. This protection avoids over current due to a bad assembly (Output shorted together, to Vdd or to ground).

#### Layout Recommendations

For Efficiency and EMI considerations, it is strongly recommended to use Power and ground plane in order to reduce parasitic resistance and inductance.

For the same reason, it is recommended to keep the output traces short and well shielded in order to avoid them to act as antenna.

The level of EMI is strongly dependent upon the application. However, ferrite beads placed close to the NCP2824 will reduce EMI radiation when it is needed.

Ferrite value is strongly dependent upon the application.




Figure 17. Example of PCB Layout

#### **Components Selection**

To achieve optimum performance, one  $4.7 \,\mu\text{F} \, 6.3 \,\text{V} \, \text{X5R}$  should be used to bypass the power input supply (VDD).


Also particular care must be observed for DC-bias effects in the ceramic capacitor selection. Smaller case-size and higher DC bias voltage is preferred.

Some recommended capacitors include but are not limited to:

 $4.7 \ \mu F \ 6.3 \ V \ 0603$ 

TDK: C1608X5R0J475MT 0.95 mm max.

# **Example of Application Schematic**









Figure 19. Single Ended Configuration

#### PACKAGE DIMENSIONS

9 PIN FLIP-CHIP CASE 499AL-01 ISSUE O



эхØ b

Ø 0.05

Ø 0.03 C

 $\oplus$ 

CAB

**BOTTOM VIEW** 

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 CONTROLLING DIMENSION: MILLIMETERS.
 COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.540	0.660			
A1	0.210	0.270			
A2	0.330	0.390			
D	1.450 BSC				
E	1.450	BSC			
b	0.290	0.340			
е	0.500 BSC				
D1	1.000 BSC				
E1	1.000 BSC				

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product culd create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative