Low-Voltage CMOS Octal Transparent Latch Flow Through Pinout

With 5 V–Tolerant Inputs and Outputs (3–State, Non–Inverting)

The MC74LCX573 is a high performance, non-inverting octal transparent latch operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5 V allows MC74LCX573 inputs to be safely driven from 5.0 V devices.

The MC74LCX573 contains 8 D-type latches with 3-state standard outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are enabled. When \overline{OE} is HIGH, the standard outputs are in the high impedance state, but this does not interfere with new data entering into the latches. The LCX573 flow through design facilitates easy PC board layout.


Features

- Designed for 2.3 to 3.6 V V_{CC} Operation
- 5.0 V Tolerant Interface Capability With 5.0 V TTL Logic
- Supports Live Insertion and Withdrawal
- I_{OFF} Specification Guarantees High Impedance When $V_{CC} = 0 V$
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500 mA
- ESD Performance:
 - Human Body Model >2000 V
 - Machine Model >200 V
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




ON Semiconductor®

http://onsemi.com




ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.



PIN NAMES

Pins	Function
ŌĒ	Output Enable Input
LE	Latch Enable Input
D0-D7	Data Inputs
00-07	3-State Latch Outputs





	Inputs		Outputs	
ŌE	LE	Dn	On	Operating Mode
L L	H H	H L	H L	Transparent (Latch Disabled); Read Latch
L L	L L	h I	H L	Latched (Latch Enabled) Read Latch
L	L	Х	NC	Hold; Read Latch
Н	L	Х	Z	Hold; Disabled Outputs
H H	H H	H L	Z Z	Transparent (Latch Disabled); Disabled Outputs
H H	L	h I	Z Z	Latched (Latch Enabled); Disabled Outputs

TRUTH TABLE

H = High Voltage Level;

h = High Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition

L = Low Voltage Level

I = Low Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition

NC = No Change, State Prior to the Latch Enable High-to-Low Transition

X = High or Low Voltage Level or Transitions are Acceptable

Z = High Impedance State

For I_{CC} Reasons DO NOT FLOAT Inputs

MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Units
V _{CC}	DC Supply Voltage	–0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \leq V_{I} \leq +7.0$		V
Vo	DC Output Voltage	$-0.5 \leq V_O \leq +7.0$	Output in 3-State	V
		$-0.5 \leq V_O \leq V_{CC} + 0.5$	Output in HIGH or LOW State (Note 1)	V
Ι _{ΙΚ}	DC Input Diode Current	-50	V _I < GND	mA
Ι _{ΟΚ}	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	mA
lo	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current Per Supply Pin	±100		mA
I _{GND}	DC Ground Current Per Ground Pin	±100		mA
T _{STG}	Storage Temperature Range	−65 to +150		°C
MSL	Moisture Sensitivity		Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. I_O absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage Operating Data Retention Only	2.0 1.5	2.5, 3.3 2.5, 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
V _O	Output Voltage (HIGH or LOW State) (3–State)	0 0		V _{CC} 5.5	V
I _{OH}				-24 -12 -8	mA
I _{OL}	$ LOW Level Output Current \\ V_{CC} = 3.0 V - 3.6 V \\ V_{CC} = 2.7 V - 3.0 V \\ V_{CC} = 2.3 V - 2.7 V $			+24 +12 +8	mA
T _A	Operating Free-Air Temperature	-55		+125	°C
$\Delta t/\Delta V$	Input Transition Rise or Fall Rate, V _{IN} from 0.8 V to 2.0 V, V _{CC} = 3.0 V	0		10	ns/V

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LCX573DWG	SOIC-20 (Pb-Free)	38 Units / Rail
MC74LCX573DWR2G	SOIC-20 (Pb-Free)	1000 Tape & Reel
MC74LCX573DTG	TSSOP-20 (Pb-Free)	75 Units / Rail
MC74LCX573DTR2G	TSSOP-20 (Pb-Free)	2500 Tape & Reel
NLV74LCX573DTR2G*	TSSOP-20 (Pb-Free)	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

DC ELECTRICAL CHARACTERISTICS

			T _A = −40°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		to +125°C	
Symbol	Characteristic	Condition	Min	Max	Min	Max	Units
VIH	HIGH Level Input	$2.3~\text{V} \leq \text{V}_{\text{CC}} \leq 2.7~\text{V}$	1.7		1.7		V
	Voltage (Note 2)	$2.7~\text{V} \leq \text{V}_{CC} \leq 3.6~\text{V}$	2.0		2.0		
V _{IL}	LOW Level Input	$2.3~V \leq V_{CC} \leq 2.7~V$		0.7		0.7	V
	Voltage (Note 2)	$2.7~V \leq V_{CC} \leq 3.6~V$		0.8		0.8	
V _{OH}	HIGH Level Out-	2.3 V \leq V_{CC} \leq 3.6 V; I_{OL} = 100 μA	V _{CC} – 0.2		V _{CC} – 0.2		V
	put Voltage	$V_{CC} = 2.3 \text{ V}; \text{ I}_{OH} = -8 \text{ mA}$	1.8		1.8		
		$V_{CC} = 2.7 \text{ V}; I_{OH} = -12 \text{ mA}$	2.2		2.2		
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OH} = -18 \text{ mA}$	2.4		2.4		
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OH} = -24 \text{ mA}$	2.2		2.2		
V _{OL}	LOW Level Out-	2.3 V \leq V_{CC} \leq 3.6 V; I_{OL} = 100 μA		0.2		0.2	V
	put Voltage	$V_{CC} = 2.3 \text{ V}; \text{ I}_{OL} = 8 \text{ mA}$		0.6		0.6	
		$V_{CC} = 2.7 \text{ V}; I_{OL} = 12 \text{ mA}$		0.4		0.4	
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OL} = 16 \text{ mA}$		0.4		0.4	
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OL} = 24 \text{ mA}$		0.55		0.60	
I _{OZ}	3-State Output Current	$\label{eq:V_CC} \begin{array}{l} V_{CC} = 3.6 \text{ V}, \ V_{IN} = V_{IH} \text{ or } V_{IL}, \\ V_{OUT} = 0 \text{ to } 5.5 \text{ V} \end{array}$		±5		±5	μΑ
I _{OFF}	Power Off Leak- age Current	V_{CC} = 0, V_{IN} = 5.5 V or V_{OUT} = 5.5 V		10		10	μΑ
I _{IN}	Input Leakage Current	V_{CC} = 3.6 V, V_{IN} = 5.5 V or GND		±5		±5	μΑ
I _{CC}	Quiescent Supply Current	V_{CC} = 3.6 V, V_{IN} = 5.5 V or GND		10		10	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$2.3 \leq V_{CC} \leq 3.6$ V; V_{IH} = V_{CC} – 0.6 V		500		500	μΑ

2. These values of V_{I} are used to test DC electrical characteristics only.

AC CHARACTERISTICS t_R = t_F = 2.5 ns; R_L = 500 Ω

					Lin	nits			
					T _A = −55°C	to +125°C			
			V _{CC} = 3.3	$8 V \pm 0.3 V$	V _{CC} =	2.7 V	V _{CC} = 2.5	$V \pm 0.2 V$	
			C _L =	50 pF	C _L =	50 pF	C _L =	30 pF	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Min	Max	Units
t _{PLH} t _{PHL}	Propagation Delay D_n to O_n	1	1.5 1.5	8.0 8.0	1.5 1.5	9.0 9.0	1.5 1.5	9.6 9.6	ns
t _{PLH} t _{PHL}	Propagation Delay LE to O _n	3	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	1.5 1.5	10.5 10.5	ns
t _{PZH} t _{PZL}	Output Enable Time to HIGH and LOW Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	1.5 1.5	10.5 10.5	ns
t _{PHZ} t _{PLZ}	Output Disable Time From High and Low Level	2	1.5 1.5	6.5 6.5	1.5 1.5	7.0 7.0	1.5 1.5	7.8 7.8	ns
t _s	Setup TIme, HIGH or LOW D_n to LE	3	2.5		2.5		4.0		
t _h	Hold TIme, HIGH or LOW D _n to LE	3	1.5		1.5		2.0		
tw	LE Pulse Width, HIGH	3	3.3		3.3		4.0		
t _{OSHL} t _{OSLH}	Output-to-Output Skew (Note 3)			1.0 1.0					ns

3. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS

			Т	A = +25°C	2	
Symbol	Characteristic	Condition	Min	Тур	Max	Units
V _{OLP}	Dynamic LOW Peak Voltage (Note 4)	$ \begin{array}{l} {\sf V}_{CC}=3.3 \; {\sf V}, \; {\sf C}_{L}=50 \; {\sf pF}, \; {\sf V}_{IH}=3.3 \; {\sf V}, \; {\sf V}_{IL}=0 \; {\sf V} \\ {\sf V}_{CC}=2.5 \; {\sf V}, \; {\sf C}_{L}=30 \; {\sf pF}, \; {\sf V}_{IH}=2.5 \; {\sf V}, \; {\sf V}_{IL}=0 \; {\sf V} \end{array} $		0.8 0.6		V V
V _{OLV}	Dynamic LOW Valley Voltage (Note 4)	$ \begin{array}{l} V_{CC}=3.3 \text{ V}, C_{L}=50 p\text{F}, V_{IH}=3.3 \text{V}, V_{IL}=0 \text{V} \\ V_{CC}=2.5 \text{V}, C_{L}=30 p\text{F}, V_{IH}=2.5 \text{V}, V_{IL}=0 \text{V} \end{array} $		-0.8 -0.6		V V


4. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Units
C _{IN}	Input Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	7	pF
C _{I/O}	Input/Output Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	10 MHz, V_{CC} = 3.3 V, V_I = 0 V or V_{CC}	25	pF








WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES

 t_{R} = t_{F} = 2.5 ns, 10% to 90%; f = 1 MHz; t_{W} = 500 ns




	V _{CC}				
Symbol	3.3 V \pm 0.3 V	2.7 V	2.5 V \pm 0.2 V		
Vmi	1.5 V	1.5 V	V _{CC} /2		
Vmo	1.5 V	1.5 V	V _{CC} /2		
V _{HZ}	V _{OL} + 0.3 V	V _{OL} + 0.3 V	V _{OL} + 0.15 V		
V _{LZ}	V _{OL} – 0.3 V	V _{OL} – 0.3 V	V _{OL} – 0.15 V		

WAVEFORM 3 – LE to On PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH, Dn to LE SETUP AND HOLD TIMES

 t_R = t_F = 2.5 ns, 10% to 90%; f = 1 MHz; t_W = 500 ns except when noted

Figure 3. AC Waveforms




Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6 V at V_{CC} = $~3.3\pm0.3$ V 6 V at V_{CC} = $~2.5\pm0.2$ V
Open Collector/Drain t _{PLH} and t _{PHL}	6 V
t _{PZH} , t _{PHZ}	GND

 $\begin{array}{l} C_L = 50 \ \text{pF} \ \text{at} \ V_{CC} = \ 3.3 \pm 0.3 \ \text{V} \ \text{or equivalent} \ (\text{includes jig and probe capacitance}) \\ C_L = \ 30 \ \text{pF} \ \text{at} \ V_{CC} = \ 2.5 \pm 0.2 \ \text{V} \ \text{or equivalent} \ (\text{includes jig and probe capacitance}) \\ R_L = \ R_1 = \ 500 \ \Omega \ \text{or equivalent} \\ R_T = \ Z_{OUT} \ \text{of pulse generator} \ (\text{typically 50 } \Omega) \\ \end{array}$

Figure 4. Test Circuit

PACKAGE DIMENSIONS



SOIC-20 WB CASE 751D-05 ISSUE G


A

- NOTES:
 DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
В	0.35	0.49	
С	0.23	0.32	
D	12.65	12.95	
Е	7.40	7.60	
е	1.27	BSC	
Н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	


http://onsemi.com 7

PACKAGE DIMENSIONS



0.047

80



ON Semiconductor and or registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclams any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distibutors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death masociated with such unintended or unauthorized use provided to support or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

MC74LCX573/D