High Speed CAN Transceiver

The NCV7351 CAN transceiver is the interface between a controller area network (CAN) protocol controller and the physical bus and may be used in both 12 V and 24 V systems. The transceiver provides differential transmit capability to the bus and differential receive capability to the CAN controller.

The NCV7351 is an addition to the CAN high-speed transceiver family complementing NCV734x CAN stand-alone transceivers and previous generations such as AMIS42665, AMIS3066x, etc. Due to the wide common-mode voltage range of the receiver inputs and other design features, the NCV7351 is able to reach outstanding levels of electromagnetic susceptibility (EMS). Similarly, extremely low electromagnetic emission (EME) is achieved by the excellent matching of the output signals.

KEY FEATURES

General

- Compatible with the ISO 11898–2 Standard
- High Speed (up to 1 Mbps)
- V_{IO} Pin on NCV7351D13 Version Allowing Direct Interfacing with 3 V to 5 V Microcontrollers
- EN Pin on NCV7351D1E Version Allowing Switching the Transceiver to a Very Low Current OFF Mode
- Excellent Electromagnetic Susceptibility (EMS) Level Over Full Frequency Range. Very Low Electromagnetic Emissions (EME) Low EME also Without Common Mode (CM) Choke
- Bus Pins Protected Against >15 kV System ESD Pulses
- Transmit Data (TxD) Dominant Time-out Function
- Under all Supply Conditions the Chip Behaves Predictably. No Disturbance of the Bus Lines with an Unpowered Node
- Bus Pins Short Circuit Proof to Supply Voltage and Ground
- Bus Pins Protected Against Transients in an Automotive Environment
- Thermal Protection
- These are Pb-Free Devices

Quality

 NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable


Typical Applications

- Automotive
- Industrial Networks




ON Semiconductor®

http://onsemi.com



A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
• Pb-Free Package




ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

Table 1. KEY TECHNICAL CHARACTERISTICS AND OPERATING RANGES

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Power supply voltage		4.5	5.5	V
V_{UV}	Undervoltage detection voltage on pin V _{CC}		3.5	4.5	V
V _{CANH}	DC voltage at pin CANH	0 < V _{CC} < 5.5 V; no time limit	-50	+50	V
V _{CANL}	DC voltage at pin CANL	0 < V _{CC} < 5.5 V; no time limit	-50	+50	V
$V_{CANH,L}$	DC voltage between CANH and CANL pin	0 < V _{CC} < 5.5 V	-50	+50	V
V _{CANH,Lmax}	DC voltage at pin CANH and CANL during load dump condition	$0 < V_{CC} < 5.5 V$, less than one second	-	+58	V
V _{ESD}	Electrostatic discharge voltage	IEC 61000–4–2 at pins CANH and CANL	-15	15	kV
V _{O(dif)(bus_dom)}	Differential bus output voltage in dominant state	45 Ω < R _{LT} < 65 Ω	1.5	3	V
CM-range	Input common–mode range for comparator	Guaranteed differential receiver threshold and leakage current	-30	+35	V
I _{CC}	Supply current	Dominant; $V_{TxD} = 0 \text{ V}$ Recessive; $V_{TxD} = V_{CC}$	_ 2.5	72 7.5	mA
I _{CCS}	Supply current in silent mode		1.4	3.5	mA
t _{pd}	Propagation delay TxD to RxD	See Figure 5	90	245	ns
TJ	Junction temperature		-40	150	°C

BLOCK DIAGRAM



- (1) Only present in the NCV7351D1ER2G
- (2) Connected to V_{CC} on versions without V_{IO} pin

Figure 1. Block Diagram of NCV7351

Table 2. NCV7351: PIN FUNCTION DESCRIPTION

Pin Number	Pin Name	Pin Type	Pin Function
1	TxD	digital input, internal pull-up	Transmit data input; low input → dominant driver
2	GND	ground	Ground
3	V _{CC}	supply	Supply voltage
4	RxD	digital output	Receive data output; dominant bus → low output
5	NC	not connected	Not connected, NCV7351–0 version only
	V _{IO}	supply	Supply voltage for digital inputs/outputs, NCV7351–3 Version only
	EN	digital input, internal pull-down	Enable control input, NCV7351-E version only
6	CANL	high voltage input/output	Low-level CAN bus line (low in dominant mode)
7	CANH	high voltage input/output	High-level CAN bus line (high in dominant mode)
8	S	digital input, internal pull-down	Silent mode control input

APPLICATION INFORMATION




Figure 2. NCV7351-3 Application Diagram




Figure 3. NCV7351-E Application diagram

FUNCTIONAL DESCRIPTION

NCV7351 has three versions which differ from each other only by function of pin 5. (See also Table 2)

NCV7351–3: Pin 5 is V_{IO} pin, which is supply pin for transceiver digital inputs/output (supplying pins TxD, RxD, S, EN). The V_{IO} pin should be connected to microcontroller supply pin. By using V_{IO} supply pin shared with microcontroller the I/O levels between microcontroller and transceiver are properly adjusted. This allows in applications with microcontroller supply down to 3 V to easy communicate with the transceiver. (See Figure 2)

NCV7351–0: Pin 5 is not connected. This version is full replacement of the previous generation CAN transceiver AMIS30660.

NCV7351–E: Pin 5 is digital enable pin which allows transceiver to be switched off with very low supply current.

OPERATING MODES

The NCV7351 modes of operation are provided as illustrated in Table 3. These modes are selectable through pin S and also EN in case of NCV7351–E.

Table 3. OPERATING MODES

Mode	Pin S	Pin EN (Note 1)	Pin TxD	CANH,L Pins	RxD	
Normal	0	1	0	Dominant	0	
	0	1	1	Recessive	1	
Silent	1	1	Х	Recessive	1	
	1	1	Х	Dominant (Note 3)	0	
Off (Note 1)	X	0	X	floating	floating	

- Only applicable to NCV7351-E
- 'X' = don't care
- 3. CAN bus driven to dominant by another transceiver on the bus

Normal Mode

In the normal mode, the transceiver is able to communicate via the bus lines. The signals are transmitted and received to the CAN controller via the pins TxD and RxD. The slopes on the bus lines outputs are optimized to give low EME.

Silent Mode

In the silent mode, the transmitter is disabled. The bus pins are in recessive state independent of TxD input. Transceiver listens to the bus and provides data to controller, but controller is prevented from sending any data to the bus.

Off Mode

In Off mode, complete transceiver is disabled and consumes very low current. The CAN pins are floating not loading the CAN bus.

Over-temperature Detection

A thermal protection circuit protects the IC from damage by switching off the transmitter if the junction temperature exceeds a value of approximately 180°C. Because the transmitter dissipates most of the power, the power dissipation and temperature of the IC is reduced. All other IC functions continue to operate. The transmitter off–state resets when the temperature decreases below the shutdown threshold and pin TxD goes high. The thermal protection

circuit is particularly needed in case of the bus line short circuits.

TxD Dominant Time-out Function

A TxD dominant time—out timer circuit prevents the bus lines being driven to a permanent dominant state (blocking all network communication) if pin TxD is forced permanently low by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TxD. If the duration of the low—level on pin TxD exceeds the internal timer value $t_{\rm dom}$, the transmitter is disabled, driving the bus into a recessive state. The timer is reset by a positive edge on pin TxD. This TxD dominant time—out time $(t_{\rm dom(TxD)})$ defines the minimum possible bit rate to 12 kbps.

Fail Safe Features

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition.

The pins CANH and CANL are protected from automotive electrical transients (according to ISO 7637; Figure 4). Internally, pin TxD is pulled high, pin EN and S low should the input become disconnected. Pins TxD, S, EN and RxD will be floating, preventing reverse supply should the V_{CC} supply be removed.

Definitions: All voltages are referenced to GND (pin 2). Positive currents flow into the IC. Sinking current means the current is flowing into the pin; sourcing current means the current is flowing out of the pin.

Table 4. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Min	Max	Unit
V _{sup}	Supply voltage V _{CC}		-0.3	+6	V
V _{CANH}	DC voltage at pin CANH	0 < V _{CC} < 5.5 V; no time limit	-50	+50	V
V _{CANL}	DC voltage at pin CANL	0 < V _{CC} < 5.5 V; no time limit	-50	+50	V
V _{IOs}	DC voltage at pin TxD, RxD, S, EN, V _{IO}	Notes 4 and 5	-0.3	6	V
V _{esd}	Electrostatic discharge voltage at all pins according to EIA-JESD22	Note 6	-6	6	kV
	Electrostatic discharge voltage at CANH,CANL, pins according to EIA–JESD22	Note 6	-8	8	kV
	Electrostatic discharge voltage at CANH, CANL pins According to IEC 61000–4–2	Note 7	-15	15	kV
	Standardized charged device model ESD pulses according to ESD–STM5.3.1–1999		750	750	V
V _{schaff}	Transient voltage at CANH, CANL pins, See Figure 4	Note 8	-150	100	V
Latch-up	Static latch-up at all pins	Note 9		150	mA
T _{stg}	Storage temperature		-55	+150	°C
TJ	Maximum junction temperature		-40	+170	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 4. EN pin Only available on NCV7351-E version
- 5. V_{IO} pin Only available on NCV7351–3 version
- 6. Standardized human body model electrostatic discharge (ESD) pulses in accordance to EIA-JESD22. Equivalent to discharging a 100 pF capacitor through a 1.5 k Ω resistor.
- 7. System human body model electrostatic discharge (ESD) pulses. Equivalent to discharging a 150 pF capacitor through a 330 Ω resistor referenced to GND. Verified by external test house
- 8. Pulses 1, 2a,3a and 3b according to ISO 7637 part 3. Results were verified by external test house.
- 9. Static latch-up immunity: Static latch-up protection level when tested according to EIA/JESD78.

Table 5. THERMAL CHARACTERISTICS

Symbol	Parameter	Conditions	Value	Unit
R _{θJA_1}	Thermal Resistance Junction-to-Air, 1S0P PCB (Note 10)	Free air	125	K/W
$R_{\theta JA_2}$	Thermal Resistance Junction-to-Air, 2S2P PCB (Note 11)	Free air	75	K/W

^{10.} Test board according to EIA/JEDEC Standard JESD51–3, signal layer with 10% trace coverage.

11. Test board according to EIA/JEDEC Standard JESD51–7, signal layers with 10% trace coverage.

ELECTRICAL CHARACTERISTICS

 $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V; } V_{IO} = 2.8 \text{ V to } 5.5 \text{ V; } T_{J} = -40^{\circ}\text{C to } +150^{\circ}\text{C; } R_{LT} = 60 \text{ }\Omega \text{ unless specified otherwise.}$ On chip versions without V_{IO} pin reference voltage for all digital inputs and outputs is V_{CC} instead of V_{IO} .

Table 6. CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SUPPLY (Pin \	v _{cc})		•	-	•	•
I _{CC}	Supply current in normal mode	Dominant; $V_{TxD} = 0 V$ Recessive; $V_{TxD} = V_{IO}$	_ 2.5	50 4.6	72 7.5	mA
I _{CCS}	Supply current in silent mode		1.4	2.3	3.5	mA
I _{CCOFF}	Supply current in OFF mode on NCV7351–E version only		-	7	18	μΑ
I _{CCOFF}	Supply current in OFF mode NCV7351–E version only	$T_J \le 100^{\circ}C$, Note 13	-	7	10	μΑ
V _{UVDVCC}	Undervoltage detection voltage on V _{CC} pin		3.5	4	4.5	V
SUPPLY (Pin \	V _{IO}) on NCV7351–3 Version Only		<u> </u>			
V _{iorange}	Supply voltage range on pin V _{IO}		2.8	_	5.5	V
I _{IO}	Supply current on pin V _{IO} normal mode	Dominant; V _{TxD} = 0 V Recessive; V _{TxD} = V _{IO}	100 50	240 125	500 265	μΑ
I _{IOS}	Supply current on pin V _{IO} silent mode	Bus is recessive; V _{TxD} = V _{IO}	-	2	16	μΑ
V _{UVDVIO}	Undervoltage detection voltage on V _{IO} pin		2.1	2.4	2.7	V
TRANSMITTE	R DATA INPUT (Pin TxD)		•	•	•	1
V _{IH}	High–level input voltage, on NCV7351–3 version only	Output recessive	0.7 x V _{IO}	_	V _{IO} + 0.3	V
V _{IH}	High-level input voltage, on NCV7351-1 and NCV7351-E versions only	Output recessive	2.7	-	V _{CC} + 0.3	V
V_{IL}	Low-level input voltage	Output dominant	-0.3	_	+0.3 x V _{IO}	V
R _{TxD}	TxD pin pull up		22	30	50	kΩ
C _i	Input capacitance	Note 13	-	5	10	pF
TRANSMITTE	R MODE SELECT (Pin S and EN)					
V_{IH}	High–level input voltage, on NCV7351–3 version only	Silent mode	0.7 x V _{IO}	_	V _{IO} + 0.3	V
V_{IH}	High-level input voltage on NCV7351-1 and NCV7351-E versions only	Silent or enable mode	2.7	-	V _{CC} + 0.3	V
V_{IL}	Low-level input voltage	Normal mode	-0.3	-	0.3 x V _{IO}	V
R _{S,EN}	S and EN pin pull down	Note 12	0.55	1.1	1.5	МΩ
C _i	Input capacitance	Note 13	_	5	10	pF
RECEIVER DA	ATA OUTPUT (Pin RxD)			<u>-</u>	-	<u>-</u>
I _{OH}	High-level output current	Normal mode $V_{RxD} = V_{IO} - 0.4 V$	-1	-0.4	-0.1	mA
I _{OL}	Low-level output current	V _{RxD} = 0.4 V	1.5	6	11	mA

BUS LINES (Pins CANH and CANL)

- 12. EN pin Only available on NCV7351–E version 13. Not tested in production. Guaranteed by design and prototype evaluation.

Table 6. CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
BUS LINES (Pi	ns CANH and CANL)		•	•	•	
V _{o(reces)} (norm)	Recessive bus voltage on pins CANH and CANL	V _{TxD} = V _{IO} ; no load normal mode	2.0	2.5	3.0	V
I _{o(reces)} (CANH)	Recessive output current at pin CANH	-30 V < V _{CANH} < +35 V; 0 V < V _{CC} < 5.5 V	-2.5	_	+2.5	mA
I _{o(reces)} (CANL)	Recessive output current at pin CANL	-30 V < V _{CANL} < +35 V; 0 V < V _{CC} < 5.5 V	-2.5	_	+2.5	mA
I _{LI(CANH)}	Input leakage current to pin CANH	$0 \Omega < R(V_{CC} \text{ to GND}) < 1 M\Omega$	-10	0	10	μΑ
I _{LI(CANL)}	Input leakage current to pin CANL	$V_{CANL} = V_{CANH} = 5 V$	-10	0	10	μΑ
V _{o(dom)} (CANH)	Dominant output voltage at pin CANH	V _{TxD} = 0 V; V _{CC} = 4.75 V to 5.25 V	3.0	3.6	4.25	V
V _{o(dom)} (CANL)	Dominant output voltage at pin CANL	V _{TxD} = 0 V; V _{CC} = 4.75 V to 5.25 V	0.5	1.4	1.75	V
V _{O(dif)} (bus_dom)	Differential bus output voltage (V _{CANH} - V _{CANL})	$\begin{array}{l} V_{TxD} = 0 \text{ V; dominant;} \\ V_{CC} = 4.75 \text{ V to } 5.25 \text{ V} \\ 45 \ \Omega < R_{LT} < 65 \ \Omega \end{array}$	1.5	2.25	3.0	V
Vo(dif) (bus_rec)	Differential bus output voltage (VCANH - VCANL)	V _{TxD} = V _{IO} ; recessive; no load	-120	0	+50	mV
V _{o(sym)} (bus_dom)	Bus output voltage symmetry VCANH + VCANL	V _{TxD} = 0 V V _{CC} = 4.75 V to 5.25 V	0.9	_	1.1	V _{CC}
I _{o(sc)} (CANH)	Short circuit output current at pin CANH	$V_{CANH} = 0 \text{ V}; V_{TxD} = 0 \text{ V}$	-90	-70	-40	mA
I _{o(sc)} (CANL)	Short circuit output current at pin CANL	V _{CANL} = 36 V; V _{TxD} = 0 V	40	70	100	mA
Vi(dif) (th)	Differential receiver threshold voltage	-12 V < V _{CANL} < +12 V; -12 V < V _{CANH} < +12 V;	0.5	0.7	0.9	V
Vihcm(dif) (th)	Differential receiver threshold voltage for high common–mode	-30 V < V _{CANL} < +35 V; -30 V < V _{CANH} < +35 V;	0.40	0.7	1.0	V
R _{i(cm)} (CANH)	Common–mode input resistance at pin CANH		15	26	37	kΩ
R _{i(cm)} (CANL)	Common–mode input resistance at pin CANL		15	26	37	kΩ
R _{i(cm) (m)}	Matching between pin CANH and pin CANL common mode input resistance	V _{CANH} = V _{CANL}	-0.8	0	+0.8	%
R _{i(dif)}	Differential input resistance		25	50	75	kΩ
C _{i(CANH)}	Input capacitance at pin CANH	V _{TxD} = V _{IO} ; not tested	_	7.5	20	pF
C _{i(CANL)}	Input capacitance at pin CANL	V _{TxD} = V _{IO} ; not tested	_	7.5	20	pF
$C_{i(dif)}$	Differential input capacitance	$V_{TxD} = V_{IO}$; not tested	_	3.75	10	pF
THERMAL SHU	JTDOWN					
$T_{J(sd)}$	Shutdown junction temperature	Junction temperature rising	160	180	200	°C
TIMING CHARA	ACTERISTICS (see Figures 5 and 6)					
$t_{d(TxD-BUSon)}$	Delay TxD to bus active	C _i = 100 pF between CANH to CANL	_	75	_	ns
t _{d(TxD} BUSoff)	Delay TxD to bus inactive	C _i = 100 pF between CANH to CANL	_	65	_	ns
t _d (BUSon-RxD)	Delay bus active to RxD	C _{rxd} = 15 pF	-	70	-	ns
t _d (BUSoff-RxD)	Delay bus inactive to RxD	C _{rxd} = 15 pF	_	70	_	ns
t _{pd}	Propagation delay TxD to RxD (both edges)	C _i = 100 pF between CANH to CANL	90	140	245	ns
	<u> </u>	V _{TxD} = 0 V				

^{12.} EN pin Only available on NCV7351–E version
13. Not tested in production. Guaranteed by design and prototype evaluation.

MEASUREMENT SETUPS AND DEFINITIONS




Figure 4. Test Circuit for Automotive Transients




Figure 5. Test Circuit for Timing Characteristics





Figure 6. Transceiver Timing Diagram

DEVICE ORDERING INFORMATION

Part Number	Description	Temperature Range	Package	Shipping [†]
NCV7351D13R2G	High Speed CAN Transceiver with V _{IO} pin			
NCV7351D10R2G	High Speed CAN Transceiver with pin 5 NC	–40°C to +125°C	SOIC 150 8 GREEN (Matte Sn, JEDEC MS-012) (Pb-Free)	3000 / Tape & Reel
NCV7351D1ER2G	High Speed CAN Transceiver with EN pin		, ,	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



1. ALL DIMENSIONS ARE IN MILLIMETERS.

ON Semiconductor and in are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

Phone: 81-3-5817-1050

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative