3:1 High Speed USB Switch with Audio and MHL Capability

The NCN1188 allows portable systems to share a single USB 2.0 or 3.0 receptacle to transmit and receive paired signals from three separate locations. All of the three differential channels are compliant to High Speed USB 2.0, Full Speed USB 1.1, Low Speed USB 1.0 and any generic UART protocol. The two dedicated high speed data paths also support Mobile High Definition Link (MHL) video up to 720p, 60fps and 1080i, 30fps. The multi-purpose audio path is capable of passing signals with negative voltages as low as 2 V below ground and features shunt resistors to reduce Pop and Click noise in the audio system. The NCN1188 is housed in a space saving, ultra low profile 2.0 x 1.7 x 0.5 mm, 12 pins UQFN package.

Features

- High Bandwidth of 1.8 GHz
- V_{CC} Operating Range from 2.7 V to 5.5 V
- V_{IS} Signal from 0 V to 3.7 V for Data Transfer
- V_{IS} Signal from -2 V to 2 V for Stereo Headphone Connection
- Audio Shunt resistor for Pop & Click Noise Reduction
- V_{IO} Control Pins Compatible to 1.8V Interfaces
- Low Power Consumption of 23 μA
- Small UQFN 2.0 x 1.7 x 0.5 mm Package
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- USB 2.0 / 3.0 Micro-B Applications
- USB to HDMI Video Interfaces via MHL
- Features Phones and Smart Phones
- Digital Cameras
- Handset Media Players




Figure 1. NCN1188 Typical Application Schematic



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM



UQFN12 MU SUFFIX CASE 523AE




AG = Specific Device Code

M = Date Code

= Pb-Free Package

PIN ASSIGNMENTS



ORDERING INFORMATION

Device	Package	Shipping [†]
NCN1188MUTAG	UQFN12 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCN1188 TRUTH TABLE

Function	IN1	IN2	Shunt
Hi–Z	0	0	Enable
DN / DP	0	1	Enable
AUDN / AUDP	1	0	Disable
HDN / HDP	1	1	Enable

SIMPLIFIED BLOCK DIAGRAM




Figure 2. Simplified Block Diagram

PIN DIAGRAM




Figure 3. Pin Assignments (Top View)

PIN DESCRIPTION

Name	Pin	Description
DP	1	USB Positive Path. If active, this pin is connected to D+ pin.
HDP	2	HD Positive Path. If active, this pin is connected to D+ pin.
VCC	3	Analog Supply. This pin is the analog and digital supply of the device. A 100 nF ceramic capacitor or larger must bypass this input to the ground. This capacitor should be placed as close a possible to this input.
HDN	4	HD Negative Path. If active, this pin is connected to D- pin.
DN	5	USB Negative Path. If active, this pin is connected to D- pin.
AUDN	6	Audio N. If active, this pin is connected to D- pin.
IN2	7	Input Selection 2. Do not float this pin.
D-	8	Negative data line. Must be connected to the D- pin of USB receptacle.
GND	9	Ground Reference. Must be connected to the system ground.
D+	10	Positive data line. Must be connected to the D+ pin of USB receptacle.
IN1	11	Input Selection 1. Do not float this pin.
AUDP	12	Audio P. If active, this pin is connected to D+ pin.

MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
Maximum Supply Voltage Range on VCC pin	V _{CCMAX}	- 0.3 to 6.0	V
Maximum Analog Signal Voltage Range on DN, DP, HDN, HDP pins	V _{ISMAX}	- 0.3 to 5.5	V
Maximum Analog Signal Voltage Range on D+, D- pins	V _{COMMAX}	- 2.5 to 5.5	V
Maximum Analog Signal Voltage Range on IN1, IN2 pins	V _{IOMAX}	-0.3 to V _{CC} + 0.3	V
Maximum Analog Signal Voltage Range on AUDN, AUDP pins	V _{AUDMAX}	-2.5 to V _{CC} + 0.3	V
Latch up Current (Note 2)	I _{LU}	±100	mA
Human Body Model (HBM) ESD Rating (Note 3)	ESD HBM	4000	V
Machine Model (MM) ESD Rating (Note 3)	ESD MM	100	V
Maximum Junction Temperature	T _{JMAX}	+150	°C
Storage Temperature Range	T _{STG}	-55 to + 150	°C
Moisture Sensitivity (Note 4)	MSL	Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at T_A = 25°C.
- 2. Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78.
- 3. This device series contains ESD protection and passes the following tests:
 Human Body Model (HBM) ±4.0 kV per JEDEC standard: JESD22-A114 for all pins.
 Machine Model (MM) ±100 V per JEDEC standard: JESD22-A115 for all pins.
- 4. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VOLTAGE	RANGES					
V _{CC}	VCC pin operating range		2.7	-	5.5	V
V _{IS}	Analog Signal Voltage range (Note 5)	High Speed Data Audio	0 -2.0	_ _	3.7 2.0	V
TEMPERA	TURE RANGES					
T _A	Operating Ambient Temperature		-40	-	85	°C
T_J	Operating Junction Temperature		-40	-	125	°C

^{5.} If the audio channel is not in use, it is recommended that no signals are applied on the audio inputs AUDN and AUDP

ELECTRICAL CHARACTERISTICS

Min and Max limits apply for T_A from $-40^{\circ}C$ to $+85^{\circ}C$ (unless otherwise noted). Typical values are referenced to $V_{CC}=3.6$ V, $T_A=+25^{\circ}C$ (unless otherwise noted).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
CURRENT	CONSUMPTION					
I _{CC}	Product Supply Current	V _{CC} = 4.2 V, I _{IS} = 0	-	23	35	μΑ
CONTROL	LOGIC (IN1, IN2 pins)					
V _{IL}	Low Voltage Input Threshold	V _{CC} = 2.7 V V _{CC} = 3.6 V V _{CC} = 4.2 V	- - -	- - -	0.4 0.4 0.4	٧
V _{IH}	High Voltage Input Threshold	V _{CC} = 2.7 V V _{CC} = 3.6 V V _{CC} = 4.2 V	1.3 1.4 1.5	- - -	- - -	٧
V _{IHYS}	Voltage Input Hysteresis		_	250	-	mV
I _{IN}	Leakage Current		-	_	±100	nA

ELECTRICAL CHARACTERISTICS

Min and Max limits apply for T_A from $-40^{\circ}C$ to $+85^{\circ}C$ (unless otherwise noted). Typical values are referenced to V_{CC} = 3.6 V, T_A = $+25^{\circ}C$ (unless otherwise noted).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DATA SWITCHES DC CHARACTERISCTICS						
R _{ON}	On Resistance	$V_{CC} = 3.0 \text{ V}$ V_{IS} from 0 V to 2.4 V, $I_{IS} = 15 \text{ mA}$	-	5	7.5	Ω
R _{ON_MAT}	On Resistance Matching	V_{CC} = 3.0 V V_{IS} from 0 V to 1.7 V, I_{IS} = 15 mA	-	0.09	_	Ω
R _{ON_FLT}	On Resistance Flatness	V_{CC} = 3.0 V V_{IS} from 0 V to 1.7 V, I_{IS} = 15 mA	-	0.06	_	Ω
I _{SW_OFF}	Off State Leakage	V _{CC} = 3.6 V V _{IS} From 0 V to 3.6 V	-	-	200	nA
I _{SW_ON}	On State Leakage	V _{CC} = 3.6 V V _{IS} From 0 V to 3.6 V	-	-	±200	nA
DATA SWIT	CHES AC CHARACTERISTICS	•				
C _{ON}	Equivalent On Capacitance	Switch ON, f = 1 MHz	-	4.5	-	pF
C _{OFF}	Equivalent Off Capacitance	Switch OFF, f = 1 MHz	-	3	_	pF
D _{IL}	Differential Insertion Loss	f = 10 MHz f = 800 MHz f = 1.1 GHz	_	-0.5 -1.8 -2.1	-	dB
D _{ISO}	Differential Off Isolation	f = 10 MHz f = 800 MHz f = 1.1 GHz	_	-53 -19 -18	-	dB
D _{CTK}	Differential Crosstalk	f = 10 MHz f = 800 MHz f = 1.1 GHz	-	-55 -20 -18	-	dB
PSRR _{SW}	Power Supply Ripple Rejection	From V_{CC} onto D+ / D- f = 217 Hz, R_L = 50 Ω	-	90	-	dB
AUDIO SWI	TCHES DC CHARACTERISCTICS	•				
R _{ON}	On Resistance	V_{CC} = 3.0 V V_{IS} from -2.0 V to 2.0 V, I_{IS} = 50 mA	-	3	5	Ω
R _{ON_MAT}	On Resistance Matching	V_{CC} = 3.0 V V_{IS} from -2.0 V to 2.0 V, I_{IS} = 50 mA	-	0.04	-	Ω
R _{ON_FLT}	On Resistance Flatness	V_{CC} = 3.0 V V_{IS} from -2.0 V to 2.0 V, I_{IS} = 50 mA	-	0.02	-	Ω
R _{SH}	Shunt Resistance	V _{CC} = 3.6 V	-	125	200	Ω
AUDIO SWI	TCHES AC CHARACTERISTICS	·	-	-	<u>-</u>	<u>-</u>
THD _{AUD}	Audio THD	From 20 Hz to 20 kHz V_{IS} = 0.4 V_{RMS} , DC bias = 0V, Load = 16 Ω	-	0.01	-	%
PSRR _{AUD}	Power Supply Ripple Rejection	From V_{CC} onto AUDN / AUDP f = 217 Hz, R_L = 16 Ω	-	90	_	dB

ELECTRICAL CHARACTERISTICS

Min and Max limits apply for T_A from $-40^{\circ}C$ to $+85^{\circ}C$ (unless otherwise noted). Typical values are referenced to $V_{CC}=3.6$ V, $T_A=+25^{\circ}C$ (unless otherwise noted).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SWITCHES	SWITCHES TIMING CHARACTERISCTICS					
t _{PD}	Propagation Delay	(Notes 6 and 7)	-	0.25	-	ns
t _{ON}	Turn On Time	V_{IS} = 1 V, R_L = 50 Ω , C_L = 7 pF (fixture only)	-	2.2	-	μs
t _{OFF}	Turn Off Time	V_{IS} = 1 V, R_L = 50 Ω , C_L = 7 pF (fixture only)	=	67	=	ns
t _{b-b}	Bit-to-Bit Skew	Within the same differential channel	-	5	-	ps
t _{ch-ch}	Channel-to-Channel Skew	Maximum skew between all channels	-	15	-	ps

^{6.} Specification guarantee by design

TABLE OF GRAPHS

Symbol	Parameter		Figure
480p _{EYE}	MHL Video 480p, 60fps Eye Diagram		5, 6
720p _{EYE} 1080i _{EYE}	MHL Video 720p, 60fps Eye Diagram MHL Video 1080i, 30fps Eye Diagram		7, 8
USB2.0 _{EYE}	USB 2.0 High Speed 480 Mbps Eye Diagram		9, 10
USB1.1 _{EYE}	USB 1.1 Full Speed 12 Mbps Eye Diagram		11, 12
USB1.0 _{EYE}	USB 1.0 Low Speed 1.5 Mbps Eye Diagram		13, 14
I _{CC}	Product Supply Current	vs. V _{CC}	15
R _{ON}	Data Path On Resistance	vs. V _{IS}	16
D _{IL}	Data Switch Differential Insertion Loss	vs. Frequency	17
D _{ISO}	Data Switch Differential Off Isolation	vs. Frequency	18
D _{CTK}	Data Switch Differential Crosstalk	vs. Frequency	19
R _{ON}	Audio Path On Resistance	vs. V _{IS}	20
THD _{AUD}	Audio THD	vs. Frequency	21

^{7.} No other delays than the RC network formed by the load resistance and the load capacitance of the switch are added on the bus. For a 10 pF load, this delay is 5 ns which is much smaller than rise and fall time of typical driving systems. Propagation delays on the bus are determined by the driving circuit on the driving side and its interactions with the load of the driven side.

TYPICAL OPERATING CHARACTERISTICS




Figure 4. MHL Video 480p, 60fps Eye Diagram

Figure 5. MHL Video 480p, 60fps Single-Ended Waveforms




Figure 6. MHL Video 720p, 60fps and 1080i, 30fps Eye Diagram

Figure 7. MHL Video 720p, 60fps and 1080i, 30fps Single-Ended Waveforms




Figure 8. USB 2.0 High Speed Eye Diagram




Figure 9. USB 2.0 High Speed Pattern

TYPICAL OPERATING CHARACTERISTICS





Figure 10. USB 1.1 Full Speed Eye Diagram

Figure 11. USB 1.0 Full Speed Pattern







Figure 12. USB 1.0 Low Speed Eye Diagram

Figure 13. USB 1.0 Low Speed Pattern






Figure 14. Product Supply Current

Figure 15. Data Path On Resistance

TYPICAL OPERATING CHARACTERISTICS




Figure 16. Data Switch Differential Insertion Loss

Figure 17. Data Switch Differential Off Isolation




Figure 18. Data Switch Differential Crosstalk

Figure 19. Audio Path On Resistance




Figure 20. Audio THD

PARAMETER MEASUREMENT INFORMATION




Figure 21. Differential Insertion Loss (S_{DD21})




Figure 22. Differential Off Isolation (S_{DD21})






Figure 23. Differential Crosstalk (S_{DD21})



 $t_{skew} = \left|t_{PLH1} - t_{PLH2}\right| \text{ or } \left|t_{PHL1} - t_{PHL2}\right|$

Figure 24. Bit-to-Bit and Channel-to-Channel Skew






Figure 25. t_{ON} and t_{OFF}




Figure 26. Off State Leakage




Figure 27. On State Leakage

DETAILED APPLICATION

The NCN1188 voltage range and high bandwidth performance permits switching between audio, video and data signals on a portable device. It allows D+ and D- data pins of a single USB connector to be used for many different functions as pictured by Figure 1:

- USB 2.0 data transfer with backward compatibility to USB 1.1 and USB 1.0
- MHL high definition video transfer up to 1080i, 30fps and 720p, 60fps
- Audio headset with negative voltage capability to connect true ground audio amplifier
- UART to address programming and testing in factory
- Any other analog or digital data sources within the recommended operating conditions

Figures 28 and 29 detail two design examples with different switching combinations using NCN1188.

In the first example shown in Figure 28, the device is directly supplied from a single Li-Ion battery, typically

from 3.0 V to 4.2 V. The NCN1188 switch connects a 5-pin micro-USB connector to a Communication Processor, an MHL Application Processor, and the Audio Management IC headphone amplifier. Each function is active pending on power management IC accessory detection to control IN1 and IN2. This decision is usually made on the D-, D+, and ID pins to detect and differentiate accessory types such as USB cable, USB to HDMI MHL cable and micro-USB stereo headset.

For solutions related to portable devices accessory detection, contact your ON Semiconductor Field Applications Engineer.

The USB 3.0 Micro-B receptacle may be considered a combination of the USB 2.0 Micro-B interface and USB 3.0 SuperSpeed contacts and maintains backward compatibility with USB 2.0 Micro-B plugs. As a consequence, the NCN1188's USB 2.0 capability is fully compatible to the USB 3.0 Micro-B receptacle, as well as USB 2.0 accessories.




Figure 28. Schematic Example for USB 2.0, MHL, and Audio Combination; NCN1188 being supplied from battery




Figure 29. Schematic Example for USB 2.0, MHL, and UART Combination; NCN1188 Being Supplied by Protected VBUS 5 V

In this second design proposal, as NCN1188 must be active only when VBUS accessories are connected (USB cable, UART cable and MHL cable), the device is supplied from a protected VBUS 5 V. This design arrangement limits the system's overall quiescent current and saves battery life. Figure 29 also pictures NCN1188 around a USB 3.0

Micro-B topology: USB 2.0, UART and MHL Video pairs remain multiplexed with D- and D+ while the two USB 3.0 differential pairs are directly connected to the main communication processor.

The flexibility of the NCN1188 offers many extra application and design combinations.


PCB DESIGN PROCEDURE

Implementing a high speed device requires careful design of signal traces to preserve signal integrity. The following electrical layout guidelines are basic rules to follow when designing boards capable of high speed transmission.

- The bypass capacitor must be placed as close as possible to the V_{CC} input pin for noise immunity.
- The characteristic impedance of each High Speed USB segment must be 45 Ω. The characteristic impedance of each line is determined by (1) the distance between the signal trace and the inner layer ground plane of the PCB, as well as (2) the signal trace width.
- Make the signal traces as short as possible to reduce losses through the PCB. Furthermore, all corresponding D+ / D- line segment pairs should be the same length. Route D+ / D- line segment pairs as close as possible for good common mode rejection.
- The use of turns or bends to route these signals should be avoided when possible. Use 45° bends instead of 90° bends where bends are needed. The use of vias to route these signals should be avoided when possible.

PACKAGE DIMENSIONS

UQFN12 1.7x2.0, 0.4P CASE 523AE-01 ISSUE A



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative