150 mA CMOS Low Dropout Regulator

The NCP103 is 150 mA LDO that provides the engineer with a very stable, accurate voltage with low noise suitable for space constrained, noise sensitive applications. In order to optimize performance for battery operated portable applications, the NCP103 employs the dynamic quiescent current adjustment for very low I_Q consumption at no–load.

Features

- Operating Input Voltage Range: 1.7 V to 5.5 V
- Available in Fixed Voltage Options: 1 V to 3.5 V Contact Factory for Other Voltage Options
- Very Low Quiescent Current of Typ. 50 μA
- Standby Current Consumption: Typ. 0.1 μA
- Low Dropout: 75 mV Typical at 150 mA
- ±1% Accuracy at Room Temperature
- High Power Supply Ripple Rejection: 75 dB at 1 kHz
- Thermal Shutdown and Current Limit Protections
- Stable with a 1 μF Ceramic Output Capacitor
- Available in uDFN 1.0 x 1.0 mm Package
- These are Pb-Free Devices

Typical Applications

- PDAs, Mobile phones, GPS, Smartphones
- Wireless Handsets, Wireless LAN, Bluetooth[®], Zigbee[®]
- Portable Medical Equipment
- Other Battery Powered Applications




Figure 1. Typical Application Schematic



ON Semiconductor®

http://onsemi.com




UDFN4 MX SUFFIX CASE 517CU MARKING DIAGRAM



X = Specific Device Code

M = Date Code


PIN CONNECTION



(Bottom View)

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 14 of this data sheet.



*Active output discharge function is present only in NCP103AMXyyyTCG devices. yyy denotes the particular V_{OUT} option.

Figure 2. Simplified Schematic Block Diagram

PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description
1	OUT	Regulated output voltage pin. A small ceramic capacitor with minimum value of 1 μF is needed from this pin to ground to assure stability.
2	GND	Power supply ground.
3	EN	Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.
4	4 IN Input pin. A small capacitor is needed from this pin to ground to assure stability.	
_	EPAD	Exposed pad should be connected directly to the GND pin. Soldered to a large ground copper plane allows for effective heat removal.

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V _{IN}	−0.3 V to 6 V	V
Output Voltage	Vouт	-0.3 V to VIN + 0.3 V or 6 V	V
Enable Input	Ven	-0.3 V to VIN + 0.3 V or 6 V	V
Output Short Circuit Duration	tsc	∞	S
Maximum Junction Temperature	$T_{J(MAX)}$	150	°C
Storage Temperature	T _{STG}	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD _{HBM}	2000	V
ESD Capability, Machine Model (Note 2)	ESD _{MM}	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHĂRACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.
- 2. This device series incorporates ESD protection and is tested by the following methods:
 - ESD Human Body Model tested per EIA/JESD22-A114,
 - ESD Machine Model tested per EIA/JESD22-A115,
 - Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

THERMAL CHARACTERISTICS (Note 3)

Rating		Value	Unit
Thermal Characteristics, uDFN4 1x1 mm Thermal Resistance, Junction–to–Air	$R_{ heta JA}$	170	°C/W

3. Single component mounted on 1 oz, FR 4 PCB with 645 mm² Cu area.

ELECTRICAL CHARACTERISTICS

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$; $\text{V}_{\text{IN}} = \text{V}_{\text{OUT}(\text{NOM})} + 1 \text{ V}$ for V_{OUT} options greater than 1.5 V. Otherwise $\text{V}_{\text{IN}} = 2.5 \text{ V}$, whichever is greater; $\text{I}_{\text{OUT}} = 1 \text{ mA}$, $\text{C}_{\text{IN}} = \text{C}_{\text{OUT}} = 1 \text{ } \mu\text{F}$, unless otherwise noted. $\text{V}_{\text{EN}} = 0.9 \text{ V}$. Typical values are at $\text{T}_{\text{J}} = +25^{\circ}\text{C}$. Min./Max. are for $\text{T}_{\text{J}} = -40^{\circ}\text{C}$ and $\text{T}_{\text{J}} = +85^{\circ}\text{C}$ respectively (Note 4).

Parameter	Test Conditi	Test Conditions			Тур	Max 5.5	Unit V
Operating Input Voltage							
		V _{OUT} ≤ 2.0 V	V _{OUT}	-40		+40	mV
Output Voltage Accuracy	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$	V _{OUT} > 2.0 V		-2		+2	%
Line Regulation	Vout + 0.5 V ≤ Vin ≤ 5.5	V (V _{IN} ≥ 1.7 V)	Reg _{LINE}		0.01	0.1	%/V
Load Regulation	IOUT = 1 mA to 1	50 mA	Reg _{LOAD}		10	30	mV
Load Transient	I_{OUT} = 1 mA to 150 mA or in 1 μ s, C_{OUT} =		Tran _{LOAD}		-30/ +20		mV
		V _{OUT} = 1.5 V	V _{DO}		180	235	mV
		V _{OUT} = 1.85 V			120	165	
December 1 Value of Alata 5	4504	V _{OUT} = 2.8 V			75	125	
Dropout Voltage (Note 5)	I _{OUT} = 150 mA	V _{OUT} = 3.0 V			72	120	
		V _{OUT} = 3.1 V			70	120	
		V _{OUT} = 3.3 V			65	110	
Output Current Limit	V _{OUT} = 90% V _O	V _{OUT} = 90% V _{OUT(nom)}		150	550		mA
Ground Current	Iout = 0 m	Iout = 0 mA			50	95	μΑ
Shutdown Current	VEN ≤ 0.4 V, VIN	VEN ≤ 0.4 V, VIN = 5.5 V			0.01	1	μΑ
EN Pin Threshold Voltage High Threshold Low Threshold	V _{EN} Voltage inco	V _{EN} Voltage increasing V _{EN} Voltage decreasing		0.9		0.4	V
EN Pin Input Current	VEN = 5.5	VEN = 5.5 V			0.3	1.0	μΑ
Power Supply Rejection Ratio	V _{IN} = 3.6 V, V _{OUT} = 3.1 V I _{OUT} = 150 mA	V _{IN} = 3.6 V, V _{OUT} = 3.1 V f = 1 kHz I _{OUT} = 150 mA			75		dB
Output Noise Voltage	V _{IN} = 2.5 V, V _{OUT} = 1.8 V f = 10 Hz to 10	V _{IN} = 2.5 V, V _{OUT} = 1.8 V, I _{OUT} = 150 mA f = 10 Hz to 100 kHz			60		μV_{rms}
Thermal Shutdown Temperature	Temperature increasing f	Temperature increasing from T _J = +25°C			160		°C
Thermal Shutdown Hysteresis	Temperature falling	Temperature falling from T _{SD}			20		°C
Active Output Discharge Resistance	VEN < 0.4 V, Version	R _{DIS}		100		Ω	

Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
 Characterized when Vout falls 100 mV below the regulated voltage at Vin = Vout(Nom) + 1 V.




Figure 3. Output Voltage vs. Temperature $V_{OUT} = 1.2 \text{ V}$

Figure 4. Output Voltage vs. Temperature $V_{OUT} = 2.8 \text{ V}$




Figure 5. Quiescent Current vs. Input Voltage

Figure 6. Ground Current vs. Output Current




Figure 7. Ground Current vs. Temperature

Figure 8. Line Regulation vs. Output Current $V_{OUT} = 1.2 \text{ V}$




Figure 9. Line Regulation vs. Temperature $V_{OUT} = 2.8 \text{ V}$




Figure 10. Load Regulation vs. Temperature $V_{OUT} = 1.2 \text{ V}$




Figure 11. Load Regulation vs. Temperature $V_{OUT} = 2.8 \text{ V}$




Figure 12. Dropout Voltage vs. Output Current V_{OUT} = 2.8 V




Figure 13. Dropout Voltage vs. Temperature






Figure 14. Current Limit vs. Temperature



800 SHORT-CIRCUIT CURRENT (mA) 750 700 650 600 550 500 450 400 $V_{OUT} = 0 \text{ V}$ $C_{IN} = 1 \, \mu F$ 350 SC, $C_{OUT} = 1 \, \mu F$ 300 3.0 3.2 3.4 3.6 3.8 4.0 4.2 4.4 4.6 4.8 5.0 5.2 5.4 5.6 V_{IN}, INPUT VOLTAGE (V)

Figure 15. Short–Circuit Current vs. Temperature

Figure 16. Short-Circuit Current vs. Input Voltage






Figure 17. Enable Voltage Threshold vs. Temperature

Figure 18. Current to Enable Pin vs.
Temperature






Figure 19. Disable Current vs. Temperature




louт 10 Hz – 100 kHz 100 Hz – 100	
10 HZ - 100 KHZ 100 HZ - 100) kHz
1 mA 60.93 59.11	
10 mA 52.73 50.63	
150 mA 51.20 48.96	

Figure 20. Output Voltage Noise Spectral Density for V_{OUT} = 1.2 V, C_{OUT} = 1 μF



	RMS Output Noise (μV)				
lout	10 Hz – 100 kHz	100 Hz – 100 kHz			
1 mA	79.23	74.66			
10 mA	75.03	70.37			
150 mA	77.28	72.66			

Figure 21. Output Voltage Noise Spectral Density for V_{OUT} = 2.8 V, C_{OUT} = 1 μF



	RMS Output Noise (μV)				
l _{OUT}	10 Hz – 100 kHz	100 Hz – 100 kHz			
1 mA	80.17	75.29			
10 mA	81.28	76.46			
150 mA	81.31	76.77			

Figure 22. Output Voltage Noise Spectral Density for V_{OUT} = 2.8 V, C_{OUT} = 4.7 μF




Figure 23. Power Supply Rejection Ratio, V_{OUT} = 1.2 V, C_{OUT} = 1 μF

Figure 24. Power Supply Rejection Ratio, V_{OUT} = 2.8 V, C_{OUT} = 4.7 μF




Figure 25. Output Capacitor ESR vs. Output Current




Figure 26. Enable Turn-on Response, C_{OUT} = 1 μ F, I_{OUT} = 1 mA




Figure 27. Enable Turn-on Response, $C_{OUT} = 1 \mu F$, $I_{OUT} = 150 mA$




Figure 28. Enable Turn–on Response, $C_{OUT} = 4.7~\mu\text{F}, \, l_{OUT} = 1~\text{mA}$




Figure 29. Enable Turn-on Response, C_{OUT} = 4.7 μ F, I_{OUT} = 150 mA




Figure 30. Line Transient Response – Rising Edge, V_{OUT} = 2.8 V, I_{OUT} = 1 mA




Figure 31. Line Transient Response – Falling Edge, V_{OUT} = 2.8 V, I_{OUT} = 1 mA




Figure 32. Line Transient Response – Rising Edge, V_{OUT} = 2.8 V, I_{OUT} = 150 mA




Figure 33. Line Transient Response – Falling Edge, V_{OUT} = 2.8 V, I_{OUT} = 150 mA




Figure 34. Load Transient Response – Rising Edge, V_{OUT} = 1.2 V, I_{OUT} = 1 mA to 150 mA, C_{OUT} = 1 μ F, 4.7 μ F




Figure 35. Load Transient Response – Falling Edge, V_{OUT} = 1.2 V, I_{OUT} = 1 mA to 150 mA, C_{OUT} = 1 μ F, 4.7 μ F




Figure 36. Load Transient Response – Rising Edge, V_{OUT} = 2.8 V, I_{OUT} = 1 mA to 150 mA, C_{OUT} = 1 μ F, 4.7 μ F




Figure 37. Load Transient Response – Falling Edge, V_{OUT} = 2.8 V, I_{OUT} = 1 mA to 150 mA, C_{OUT} = 1 μ F, 4.7 μ F




Figure 38. Load Transient Response – Rising Edge, V_{OUT} = 2.8 V, I_{OUT} = 1 mA to 150 mA, V_{IN} = 3.8 V, 5.5 V




Figure 40. Turn-on/off - Slow Rising V_{IN}




Figure 39. Load Transient Response – Falling Edge, V_{OUT} = 2.8 V, I_{OUT} = 1 mA to 150 mA, V_{IN} = 3.8 V, 5.5 V




Figure 41. Short–Circuit and Thermal Shutdown

APPLICATIONS INFORMATION

General

The NCP103 is a high performance 150 mA Low Dropout Linear Regulator. This device delivers very high PSRR (over 75 dB at 1 kHz) and excellent dynamic performance as load/line transients. In connection with very low quiescent current this device is very suitable for various battery powered applications such as tablets, cellular phones, wireless and many others. The device is fully protected in case of output overload, output short circuit condition and overheating, assuring a very robust design.

Input Capacitor Selection (CIN)

It is recommended to connect at least a $1\mu F$ Ceramic X5R or X7R capacitor as close as possible to the IN pin of the device. This capacitor will provide a low impedance path for unwanted AC signals or noise modulated onto constant input voltage. There is no requirement for the min. /max. ESR of the input capacitor but it is recommended to use ceramic capacitors for their low ESR and ESL. A good input capacitor will limit the influence of input trace inductance and source resistance during sudden load current changes. Larger input capacitor may be necessary if fast and large load transients are encountered in the application.

Output Decoupling (COUT)

The NCP103 requires an output capacitor connected as close as possible to the output pin of the regulator. The recommended capacitor value is 1 μF and X7R or X5R dielectric due to its low capacitance variations over the specified temperature range. The NCP103 is designed to remain stable with minimum effective capacitance of 0.22 μF to account for changes with temperature, DC bias and package size. Especially for small package size capacitors such as 0402 the effective capacitance drops rapidly with the applied DC bias.

There is no requirement for the minimum value of Equivalent Series Resistance (ESR) for the C_{OUT} but the maximum value of ESR should be less than 3 Ω . Larger output capacitors and lower ESR could improve the load transient response or high frequency PSRR. It is not recommended to use tantalum capacitors on the output due to their large ESR. The equivalent series resistance of tantalum capacitors is also strongly dependent on the temperature, increasing at low temperature.

Enable Operation

The NCP103 uses the EN pin to enable/disable its device and to deactivate/activate the active discharge function.

If the EN pin voltage is <0.4 V the device is guaranteed to be disabled. The pass transistor is turned—off so that there is virtually no current flow between the IN and OUT. The active discharge transistor is active so that the output voltage V_{OUT} is pulled to GND through a 100 Ω resistor. In the

disable state the device consumes as low as typ. 10 nA from the V_{IN} .

If the EN pin voltage >0.9 V the device is guaranteed to be enabled. The NCP103 regulates the output voltage and the active discharge transistor is turned—off.

The EN pin has internal pull-down current source with typ. value of 300 nA which assures that the device is turned-off when the EN pin is not connected. In the case where the EN function isn't required the EN should be tied directly to IN.

Output Current Limit

Output Current is internally limited within the IC to a typical 550 mA. The NCP103 will source this amount of current measured with a voltage drops on the 90% of the nominal V_{OUT} . If the Output Voltage is directly shorted to ground ($V_{OUT} = 0$ V), the short circuit protection will limit the output current to 580 mA (typ). The current limit and short circuit protection will work properly over whole temperature range and also input voltage range. There is no limitation for the short circuit duration.

Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown threshold ($T_{SD}-160^{\circ}\text{C}$ typical), Thermal Shutdown event is detected and the device is disabled. The IC will remain in this state until the die temperature decreases below the Thermal Shutdown Reset threshold ($T_{SDU}-140^{\circ}\text{C}$ typical). Once the IC temperature falls below the 140°C the LDO is enabled again. The thermal shutdown feature provides the protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking.

Power Dissipation

As power dissipated in the NCP103 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part.

The maximum power dissipation the NCP103 can handle is given by:

$$P_{D(MAX)} = \frac{\left[125^{\circ}C - T_{A}\right]}{\theta_{JA}}$$
 (eq. 1)

The power dissipated by the NCP103 for given application conditions can be calculated from the following equations:

$$P_{D} \approx V_{IN} (I_{GND}@I_{OUT}) + I_{OUT} (V_{IN} - V_{OUT}) \qquad (eq. 2)$$




Figure 42. θ_{JA} vs. Copper Area (uDFN4)

Reverse Current

The PMOS pass transistor has an inherent body diode which will be forward biased in the case that $V_{OUT} > V_{IN}$. Due to this fact in cases, where the extended reverse current condition can be anticipated the device may require additional external protection.

Power Supply Rejection Ratio

The NCP103 features very good Power Supply Rejection ratio. If desired the PSRR at higher frequencies in the range $100~\rm kHz-10~MHz$ can be tuned by the selection of C_{OUT} capacitor and proper PCB layout.

Turn-On Time

The turn-on time is defined as the time period from EN assertion to the point in which V_{OUT} will reach 98% of its

nominal value. This time is dependent on various application conditions such as $V_{OUT(NOM)},\,C_{OUT}$ and $T_A.$ For example typical value for $V_{OUT}=1.2$ V, $C_{OUT}=1$ µF, $I_{OUT}=1$ mA and $T_A=25^{\circ}C$ is 90 µs.

PCB Layout Recommendations

To obtain good transient performance and good regulation characteristics place $C_{\rm IN}$ and $C_{\rm OUT}$ capacitors close to the device pins and make the PCB traces wide. In order to minimize the solution size, use 0402 capacitors. Larger copper area connected to the pins will also improve the device thermal resistance. The actual power dissipation can be calculated from the equation above (Equation 2). Expose pad should be tied the shortest path to the GND pin.


ORDERING INFORMATION

Device	Voltage Option	Marking	Marking Rotation	Option	Package	Shipping [†]	
NCP103AMX100TCG	1.0 V	5	180°				
NCP103AMX105TCG	1.05 V	Α	0°				
NCP103AMX110TCG	1.1 V	Е	180°	1			
NCP103AMX120TCG	1.2 V	D	0°	1			
NCP103AMX125TCG	1.25 V	D	180°				
NCP103AMX130TCG	1.3 V	AD	0°				
NCP103AMX150TCG	1.5 V	E	0°				
NCP103AMX160TCG	1.6 V	Υ	180°				
NCP103AMX180TCG	1.8 V	K	180°				
NCP103AMX185TCG	1.85 V	F	0°	1			
NCP103AMX210TCG	2.1 V	Р	180°	With active output			
NCP103AMX220TCG	2.2 V	R	180°	discharge function			
NCP103AMX240TCG	2.4 V	AL	0°				
NCP103AMX260TCG	2.6 V	V	180°				
NCP103AMX270TCG	2.7 V	AK	0°				
NCP103AMX280TCG	2.8 V	J	0°	1			
NCP103AMX285TCG	2.85 V	K	0°	1			
NCP103AMX300TCG	3.0 V	L	0°	1		3000 / Tape & Reel	
NCP103AMX310TCG	3.1 V	Р	0°	1			
NCP103AMX330TCG	3.3 V	Q	0°	1	uDFN4 (Pb-Free)		
NCP103AMX345TCG	3.45 V	AE	0°	1			
NCP103AMX350TCG	3.5 V	3	180°				
NCP103BMX100TCG	1.0 V	5	270°				
NCP103BMX105TCG	1.05 V	Α	90°				
NCP103BMX110TCG	1.1 V	E	270°	1			
NCP103BMX120TCG	1.2 V	D	90°				
NCP103BMX125TCG	1.25 V	D	270°				
NCP103BMX130TCG	1.3 V	CD	0°	7			
NCP103BMX150TCG	1.5 V	E	90°				
NCP103BMX160TCG	1.6 V	Υ	270°				
NCP103BMX180TCG	1.8 V	K	270°	1			
NCP103BMX185TCG	1.85 V	F	90°	Without active output			
NCP103BMX210TCG	2.1 V	Р	270°	discharge function			
NCP103BMX220TCG	2.2 V	R	270°		1		
NCP103BMX260TCG	2.6 V	V	270°	1			
NCP103BMX280TCG	2.8 V	J	90°				
NCP103BMX285TCG	2.85 V	K	90°	1			
NCP103BMX300TCG	3.0 V	L	90°	1			
NCP103BMX310TCG	3.1 V	Р	90°	1			
NCP103BMX330TCG	3.3 V	Q	90°	1			
NCP103BMX345TCG	3.45 V	CE	0°	1			
NCP103BMX350TCG	3.5 V	3	270°	1			

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

UDFN4 1.0x1.0, 0.65P CASE 517CU ISSUE O



3X L

0.10 M C A B

NOTE 3


0.05 M C

NOTES:

- DIMENSIONING AND TOLERANCING PER
 ASME VIA EM 1004
- ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.03 AND 0.07 FROM THE TERMINAL TIPS.
- 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α		0.60		
A1	0.00	0.05		
А3	0.15	REF		
b	0.20	0.30 BSC		
D	1.00			
D2	0.38	0.58		
ш	1.00	BSC		
Φ	0.65	BSC		
L	0.20	0.30		
L2	0.27	0.37		

RECOMMENDED MOUNTING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Bluetooth is a registered trademark of Bluetooth SIG. ZigBee is a registered trademark of ZigBee Alliance.

BOTTOM VIEW

е

DETAIL A

D2

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opport

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative