6-Channel ESD Protection Array

Product Description

The PACDN006 is a diode array designed to provide six channels of ESD protection for electronic components or subsystems. Each channel consists of a pair of diodes that steer an ESD current pulse to either the positive (V_P) or negative (V_N) supply. The PACDN006 protects against ESD pulses up to:

- ±8 kV contact discharge, per International Standard IEC 61000-4-2
- ±15 kV per Human Body Model MIL-STD-883, Method 3015 (based on a 100 pF capacitor discharging through a 1.5 kΩ resistor)

This device is particularly well–suited for portable electronics (e.g., cellular phones, PDAs, notebook computers) because of its small package footprint, high ESD protection level, and low loading capacitance. It is also suitable for protecting video output lines and I/O ports in computers and peripherals and is ideal for a wide range of consumer electronics products.

The PACDN006 is available with RoHS compliant lead-free finishing.

Features

- Six Channels of ESD Protection
- ±8 kV Contact, ±15 kV Air ESD Protection per Channel (IEC 61000-4-2 Standard)
- ±15 kV of ESD Protection per Channel (HBM)
- Low Loading Capacitance (3 pF Typical)
- Low Leakage Current is Ideal for Battery–Powered Devices
- Available in Miniature 8-Pin MSOP and 8-Pin SOIC Packages
- These Devices are Pb-Free and are RoHS Compliant

Applications

- Consumer Electronic Products
- Cellular Phones
- PDAs
- Notebook Computers
- Desktop PCs
- Digital Cameras and Camcorders
- VGA (Video) Port Protection for Desktop and Portable PCs



ON Semiconductor®


http://onsemi.com



MSOP 8 MR SUFFIX CASE 846AB

SOIC 8 SM SUFFIX CASE 751BD

ELECTRICAL SCHEMATIC



MARKING DIAGRAM




006R = PACDN006MR PACDN 006SM = PACDN006SM

ORDERING INFORMATION

Device	Package	Shipping [†]
PACDN006MR	MSOP 8 (Pb-Free)	4000/Tape & Reel
PACDN006SM	SOIC 8 (Pb-Free)	2500/Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

TYPICAL APPLICATION CIRCUIT



* Decoupling capacitor must be placed as close as possible to Pin7.

PACKAGE / PINOUT DIAGRAMS






Table 1. PIN DESCRIPTIONS

Pin	Name	Туре	Description
1	CH1	I/O	ESD Channel
2	CH2	I/O	ESD Channel
3	V _N	GND	Negative Voltage Supply Rail or Ground Reference Rail
4	CH3	I/O	ESD Channel
5	CH4	I/O	ESD Channel
6	CH5	I/O	ESD Channel
7	V _P	Supply	Positive Voltage Supply Rail
8	CH6	I/O	ESD Channel

SPECIFICATIONS

Table 2. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Supply Voltage (V _P - V _N)	6.0	V
Diode Forward DC Current (Note 1)	20	mA
Operating Temperature Range	-40 to +85	°C
Storage Temperature Range	-65 to +150	°C
DC Voltage at any Channel Input	(V _N – 0.5) to (V _P + 0.5)	V
Package Power Rating	200	mW

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Only one diode conducting at a time.

Table 3. STANDARD OPERATING CONDITIONS

Parameter	Rating	Units
Operating Temperature Range	-40 to +85	°C
Operating Supply Voltage (V _P - V _N)	0 to 5.5	V

Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _P	Supply Current	(V _P – V _N) = 5.5 V			10	μA
V _F	Diode Forward Voltage	I _F = 20 mA	0.65		0.95	V
I _{LEAK}	Channel Leakage Current			±0.1	±1.0	μA
C _{IN}	Channel Input Capacitance	@ 1 MHz, V _P = 5 V, V _N = 0 V, V _{IN} = 2.5 V		3	5	pF
V _{ESD}	ESD Protection Peak Discharge Voltage at any Channel Input, in System a) Human Body Model,	(Note 2) (Note 3)	±15			kV
	MIL-STD-883, Method 3015 b) Contact Discharge per IEC 61000-4-2 c) Air Discharge per IEC 61000-4-2	(Note 4) (Note 4)	±8 ±15			
V _{CL}	Channel Clamp Voltage Positive Transients Negative Transients	@ 15 kV ESD HBM			V _P + 13.0 V _N - 13.0	V

1. All parameters specified at $T_A = 25^{\circ}C$ unless otherwise noted. $V_P = 5 V$, $V_N = 0 V$ unless noted.

2. From I/O pins to V_P or V_N only. V_P bypassed to V_N with a 0.22 μ F ceramic capacitor (see Application Information for more details). 3. Human Body Model per MIL–STD–883, Method 3015, C_{Discharge} = 100 pF, R_{Discharge} = 1.5 kΩ, V_P = 5.0 V, V_N grounded. 4. Standard IEC 61000–4–2 with C_{Discharge} = 150 pF, R_{Discharge} = 330 Ω, V_P = 5.0 V, V_N grounded.

PERFORMANCE INFORMATION

Input Capacitance vs. Input Voltage




Figure 1. Typical Variation of C_{IN} vs. V_{IN} (V_P = 5 V, V_N = 0 V, 0.1 μF Chip Capacitor between V_P and V_N)

APPLICATION INFORMATION

Design Considerations

In order to realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize parasitic series inductances on the Supply/Ground rails as well as the signal trace segment between the signal input (typically a connector) and the ESD protection device. Refer to Figure 2, which illustrates an example of a positive ESD pulse striking an input channel. The parasitic series inductance back to the power supply is represented by L_1 and L_2 . The voltage V_{CL} on the line being protected is:

$$V_{CL} = Fwd Voltage Drop of D_1 + V_{SUPPLY} + L_1 \times d(I_{ESD})/dt + L_2 \times d(I_{ESD})/dt$$

where I_{ESD} is the ESD current pulse, and V_{SUPPLY} is the positive supply voltage.

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000–4–2 standard results in a current pulse that rises from zero to 30 Amps in 1 ns. Here $d(I_{ESD})/dt$ can be approximated by $\Delta I_{ESD}/\Delta t$, or 30/(1x10⁻⁹). So just 10 nH of series inductance (L₁ and L₂ combined) will lead to a 300 V increment in V_{CL}!

Similarly for negative ESD pulses, parasitic series inductance from the V_N pin to the ground rail will lead to drastically increased negative voltage on the line being protected.

Another consideration is the output impedance of the power supply for fast transient currents. Most power supplies exhibit a much higher output impedance to fast transient current spikes. In the V_{CL} equation above, the V_{SUPPLY} term, in reality, is given by ($V_{DC} + I_{ESD} \times R_{OUT}$), where V_{DC} and R_{OUT} are the nominal supply DC output voltage and effective output impedance of the power supply respectively. As an example, a R_{OUT} of 1 Ω would result in a 10 V increment in V_{CL} for a peak I_{ESD} of 10 A.

If the inductances and resistance described above are close to zero, the rail–clamp ESD protection diodes will do a good job of protection. However, since this is not possible in practical situations, a bypass capacitor must be used to absorb the very high frequency ESD energy. So for any brand of rail–clamp ESD protection diodes, a bypass capacitor should be connected between the V_P pin of the diodes and the ground plane (V_N pin of the diodes) as shown in the Application Circuit diagram below. A value of 0.22 μ F is adequate for IEC–61000–4–2 level 4 contact discharge protection (±8 kV). Ceramic chip capacitors mounted with short printed circuit board traces are good choices for this application. Electrolytic capacitors should be avoided as they have poor high frequency characteristics. For extra protection, connect a zener diode in parallel with the bypass capacitor to mitigate

the effects of the parasitic series inductance inherent in the capacitor. The breakdown voltage of the zener diode should be slightly higher than the maximum supply voltage.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the V_P pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.

Additional Information

See also ON Semiconductor Application Notes AP209, "Design Considerations for ESD Protection" and AP219, "ESD Protection for USB 2.0 Systems".






Figure 2. Application of Positive ESD Pulse between Input Channel and Ground

PACKAGE DIMENSIONS

MSOP8 CASE 846AB-01 ISSUE O






NOTES:

- VOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION ID PORCE WOT INCLUDE INTERLEAD ELACIL AD EDACTDUSION
- U.I.S. (0.00) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 846A-01 OBSOLETE, NEW STANDARD 846A-02.

	MILLIMETERS				INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α			1.10			0.043
A1	0.05	0.08	0.15	0.002	0.003	0.006
b	0.25	0.33	0.40	0.010	0.013	0.016
С	0.13	0.18	0.23	0.005	0.007	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
Е	2.90	3.00	3.10	0.114	0.118	0.122
е	0.65 BSC				0.026 BSC)
L	0.40	0.55	0.70	0.016	0.021	0.028
HE	4.75	4.90	5.05	0.187	0.193	0.199


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


PACKAGE DIMENSIONS

SOIC 8, 150 mils CASE 751BD-01 ISSUE O



IDENTIFICATION

TOP VIEW



SIDE VIEW

Notes:

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MS-012.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use payles that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Dance: 041-82-200-2010

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050

SYMBOL MIN NOM MAX 1.35 Α 1.75 0.10 0.25 A1 b 0.33 0.51 С 0.19 0.25 D 4.80 5.00 Е 5.80 6.20 E1 3.80 4.00 1.27 BSC е 0.25 0.50 h Т 0.40 1.27 0° 8° θ



END VIEW

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative