MOSFET - N-Channel Shielded Gate PowerTrench® 150 V, 15 mΩ, 50 A

NTDS015N15MC

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)} = 15 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 29 \text{ A}$
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Primary Side for 48 V Isolated Bus
- SR for MV Secondary Applications

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	150	V
Gate-to-Source Voltage			V _{GS}	±20	V
$\begin{array}{c} \text{Continuous Drain} \\ \text{Current R}_{\theta JC} \\ \text{(Note 2)} \end{array}$	Steady	Steady State T _C = 25°C		50	Α
Power Dissipation $R_{\theta JC}$ (Note 2)	Oldic			83	W
Continuous Drain Current R _{θJA} (Notes 1, 2)	Steady State	, I = 25°(;	I _D	11	Α
Power Dissipation R _{θJA} (Notes 1, 2)	State		P _D	3.8	W
Pulsed Drain Current	T _C = 25°	C, t _p = 100 μs	I _{DM}	246	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +175	°C
Single Pulse Drain-to-Source Avalanche Energy (I _L = 10 A _{pk} , L = 3 mH)			E _{AS}	150	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface-mounted on FR4 board using a 1 in², 2 oz. Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.



ON Semiconductor®

www.onsemi.com


V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
150 V	15 mΩ @ 10 V	50 A



N-CHANNEL MOSFET

MARKING DIAGRAM





015N15MCG = Specific Device Code

A = Assembly Location

Y = Year WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping [†]
NTDS015N15MCT4G	DPAK (Pb-Free)	2500 / Tube

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{ hetaJC}$	1.8	°C/W
Junction-to-Ambient - Steady State (Notes 1, 2)	$R_{ hetaJA}$	40	

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•	•	•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		150			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 250 μA, ref to 25°C			83		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 120 V	T _J = 25°C			1.0	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$: 162 μA	2.5		4.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 162 μA, ref	to 25°C		-8.2		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D	= 29 A		11.8	15	mΩ
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 8 V, I _D	= 15 A		12.6	16.8	mΩ
Forward Transconductance	9FS	V _{DS} = 10 V, I _D = 29 A			58		S
CHARGES, CAPACITANCES & GATE RESIS	STANCE					•	
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 75 V			2120		
Output Capacitance	C _{OSS}				595		pF
Reverse Transfer Capacitance	C _{RSS}				10.5		
Gate-Resistance	R_{G}				0.6	1.2	Ω
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS} = 75 \text{ V}; I_D = 29 \text{ A}$ $V_{DD} = 75 \text{ V}, V_{GS} = 0 \text{ V}$			27		
Threshold Gate Charge	Q _{G(TH)}				7		nC
Gate-to-Source Charge	Q _{GS}				11		
Gate-to-Drain Charge	Q_{GD}				4		
Plateau Voltage	V_{GP}				5.5		V
Output Charge	Q _{OSS}				66		nC
SWITCHING CHARACTERISTICS (Note 3)						•	
Turn-On Delay Time	t _{d(ON)}				16		
Rise Time	t _r	V _{GS} = 10 V, V _{DE}	s = 75 V.		5		1
Turn-Off Delay Time	t _{d(OFF)}	$I_D = 29 \text{ A}, R_G = 6 \Omega$			21		ns
Fall Time	t _f				4		
DRAIN-SOURCE DIODE CHARACTERISTIC	s				•	•	•
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V, I _S = 29 A	T _J = 25°C		0.89	1.2	V
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, V _{DD}	= 75 V		49		ns
Reverse Recovery Charge	Q _{RR}	$dI_S/dt = 300 \text{ A/}\mu\text{s}, I_S = 29 \text{ A}$			197		nC
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, V_{DD} = 75 \text{ V}$ $dI_S/dt = 1000 \text{ A}/\mu\text{s}, I_S = 29 \text{ A}$			34		ns
Reverse Recovery Charge	Q _{RR}				345		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source-to-Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS





Figure 8. Capacitance vs. Drain-to-Source Voltage







Figure 9. Drain Current vs. Case Temperature

Figure 10. Peak Power






Figure 11. Unclamped Inductive Switching Capability

Figure 12. Forward Bias Safe Operating Area

TYPICAL CHARACTERISTICS





Figure 13. Transient Thermal Impedance

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE)

CASE 369C **ISSUE F**




NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 - CONTROLLING DIMENSION: INCHES.
 THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- MENSIONS b3, L3 and Z.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

 6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE

	INC	HES	MILLIM	IETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.086	0.094	2.18	2.38		
A1	0.000	0.005	0.00	0.13		
b	0.025	0.035	0.63	0.89		
b2	0.028	0.045	0.72	1.14		
b3	0.180	0.215	4.57	5.46		
С	0.018	0.024	0.46	0.61		
c2	0.018	0.024	0.46	0.61		
D	0.235	0.245	5.97	6.22		
E	0.250	0.265	6.35	6.73		
е	0.090 BSC		2.29 BSC			
Н	0.370	0.410	9.40	10.41		
L	0.055	0.070	1.40	1.78		
L1	0.114 REF		2.90	REF		
L2	0.020 BSC		0.51	BSC		
L3	0.035	0.050	0.89	1.27		
L4		0.040		1.01		
Z	0.155		3.93			

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

ROTATED 90° CW

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com TECHNICAL SUPPORT

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada

ON Semiconductor Website: www.onsemi.com Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative