

# MOSFET - Power, Single N-Channel, PQFN8 120 V, 4.0 mΩ, 114 A

## FDMS4D0N12C

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- These are Pb-free, Halogen Free / BFR Free and are RoHS Compliant

#### **Typical Applications**

- Synchronous Rectification
- AC-DC and DC-DC Power Supplies
- AC-DC Adapters (USB PD) SR
- Load Switch


### **MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$ , Unless otherwise specified)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	120	V
Gate-to-Source Vo	Gate-to-Source Voltage			±20	V
Continuous Drain Current R <sub>0JC</sub> (Note 7)	Steady State T <sub>C</sub> = 25°C		I <sub>D</sub>	114	Α
Power Dissipation $R_{\theta JC}$ (Note 2)			P <sub>D</sub>	106	W
Continuous Drain Current R <sub>0JA</sub> (Note 6, 7)	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	18.5	A
Power Dissipation R <sub>0JA</sub> (Note 6, 7)			P <sub>D</sub>	2.7	W
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \ \mu s$		I <sub>DM</sub>	628	Α
Operating Junction Temperature	Operating Junction and Storage Temperature			-55 to +150	°C
Source Current (Bo	Source Current (Body Diode)				Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>AV</sub> = 66.7 A, L = 0.1 mH)			E <sub>AS</sub>	222	mJ
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub>	300	ç


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V <sub>(BR)DDS</sub>	I <sub>D</sub> MAX	R <sub>DS(on)</sub> MAX
120 V	67 A	4.4 mΩ @ 10 V
	33 A	8.8 mΩ @ 6 V

#### **ELECTRICAL CONNECTION**



**N-Channel MOSFET** 



PQFN8 5x6 (Power 56) CASE 483AF

#### **MARKING DIAGRAM**

\$Y&Z&3&K FDMS 4D0N12C

\$Y = **onsemi** Logo &Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code

an = Loi Code

FDMS4D0N12C = Specific Device Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

#### **ORDERING INFORMATION**

Device	Package	Shipping†
FDMS4D0N12C	PQFN8 (Pb-Free)	3,000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction – to – Case – Steady State (Note 7)	Rejc	1.18	°C/W
Junction – to – Ambient – Steady State (Note 7)	RθJA	45	

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS			•				
Drain – to – Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		120			٧
Drain – to – Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>	I <sub>D</sub> = 250 μA, ref to 25°C			49		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$ ,	T <sub>J</sub> = 25°C			1	μΑ
		V <sub>DS</sub> = 96 V	T <sub>J</sub> = 125°C			100	μΑ
Gate – to – Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V	/ <sub>GS</sub> = ± 20 V			±100	nA
ON CHARACTERISTICS (Note 8)			•				
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	I <sub>D</sub> = 370 μA	2.0		4.0	٧
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	I <sub>D</sub> = 370 μA, ref to 25°C			-8.5		mV/°C
Drain – to – Source On Resistance	_	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 67 A			3.3	4.4	mΩ
	R <sub>DS(on)</sub>	V <sub>GS</sub> = 6 V, I <sub>D</sub> = 33 A			4.7	8.8	1
Forward Transconductance	9FS	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 67 A			144		S
Gate-Resistance	$R_{G}$	T <sub>A</sub> = 25°C			0.9	1.8	Ω
CHARGES & CAPACITANCES			•		•	•	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V,			4565	6460	pF
Output Capacitance	C <sub>OSS</sub>	V <sub>DS</sub> =	= 60 V		2045	3060	7
Reverse Transfer Capacitance	C <sub>RSS</sub>				17	24	
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 6 \text{ V}, V_{DS} = 60 \text{ V},$ $I_D = 67 \text{ A}$			36	51	nC
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 60 \text{ V},$ $I_{D} = 67 \text{ A}$			58	82	
Gate-to-Source Charge	Q <sub>GS</sub>				21		7
Gate-to-Drain Charge	$Q_{GD}$				9		1
Plateau Voltage	V <sub>GP</sub>				5		V
Output Charge	Q <sub>OSS</sub>	V <sub>DD</sub> = 60 V, V <sub>GS</sub> = 0 V			207		nC

#### ELECTRICAL CHARACTERISTICS (T,I = 25°C unless otherwise noted)


	\ 0	,				
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
SWITCHING CHARACTERISTIC	CS (Note 8)					
Turn – On Delay Time	td <sub>(ON)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 60 V	',	25	41	ns
Rise Time	t <sub>r</sub>	$I_D = 67 \text{ A}, R_G = 6 \Omega$		8	16	1
Turn – Off Delay Time	t <sub>D(OFF)</sub>			45	72	1
Fall Time	t <sub>f</sub>			12	22	
DRAIN-SOURCE DIODE CHAR	ACTERISTICS					
Famous de Diada Valtana		\/ 0\/ T 05%	_	0.86	1 3	

Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V$ ,	T <sub>J</sub> = 25°C	0.86	1.3	V
		I <sub>S</sub> = 67 A	T <sub>J</sub> = 125°C	0.7	1.2	
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V},$ $dI_{S}/dt = 300 \text{ A/}\mu\text{s},$ $I_{S} = 33 \text{ A}$		53	84	ns
Reverse Recovery Charge	$Q_{RR}$			175	280	nC
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = dl <sub>S</sub> /dt = 1	= 0 V,	36	57	ns
Reverse Recovery Charge	$Q_{RR}$		33 Α	360	575	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1. R<sub>6.JA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>6.CA</sub> is determined by the user's board design.



a) 45°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 115°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%. 3.  $E_{AS}$  of 222 mJ is based on starting  $T_J$  = 25°C; L = 0.1 mH,  $I_{AS}$  = 66.7 A,  $V_{DD}$  = 100 V,  $V_{GS}$  = 12 V, 100% tested at L = 0.1 mH,  $I_{AS}$  = 66.7 A. 4. Pulsed  $I_D$  please refer to Fig. 11 SOA graph for more details.
- 5. Computed continuous current limited to max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.
- 6. Surface-mounted on FR4 board using 1 in pad size, 2 oz Cu pad.
- 7. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular
- 8. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 5. Normalized On-Resistance Variation with Temperature





Figure 6. Capacitance Variation


#### TYPICAL CHARACTERISTICS (continued)



V<sub>GS</sub> = 0 V 100 10 Is, Source Current (A) T<sub>.l</sub> = 150°C 0,1 25°C -55°C ⊨ 0,01 0,001 0.0 0.2 0.4 0.6 8.0 1.0 1.2 V<sub>SD</sub>, Source-to-Drain Voltage (V)

Figure 7. Gate-to-Source Voltage vs. Total Charge

Figure 8. Diode Forward Voltage vs. Current







Figure 9. Safe Operating Area

Figure 10. I<sub>PEAK</sub> vs. Time in Avalanche






Figure 11. Maximum Drain Current vs. Case Temperature

Figure 12. Single Pulse Maximum Power Dissipation

# TYPICAL CHARACTERISTICS (continued)




Figure 13. Transient Thermal Response Curve





#### PQFN8 5X6, 1.27P CASE 483AF ISSUE A

**DATE 06 JUL 2021** 


NOTES: UNLESS OTHERWISE SPECIFIED

- A) PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. AA,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.






SEE DETAIL A



**BOTTOM VIEW** 

TOP VIEW



LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13656G	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative