SGM2100
Seven-Channel, High Efficiency, DC-DC Power Management Unit

## GENERAL DESCRIPTION

The SGM2100 is a single chip power management unit for a wide range of portable applications. It incorporates three synchronous switching regulators and four switching regulator controllers in a space saving thin QFN package. High efficiency, compact size and flexible configuration make SGM2100 the ideal power supply solution for two AA cells or single Li-ion battery powered equipments.

Synchronous switching regulators, SU, SD, \& MAIN, provide the core powers for CPU, DSP and I/O. Switching regulator controllers, AUX1, AUX2, AUX3 and AUX4, coupled with external MOSFETs provide versatile auxiliary powers for image sensor, LCD panel bias, LED backlight, stepping motor, or memory module.

All channels operate at the same programmable constant switching frequency, ranging from 100 kHz to 1 MHz . Each channel, with built-in digital soft-start, can be individually selected, and programmed to the desired output voltage with two external resistors. Power OK, short-circuit flag and thermal protection features provide the system status and extra level of fault protection.

The SGM2100 is available in TQFN-48 ( $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ ) package and is rated over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## TYPICAL APPLICATION IN DIGITAL CAMERAS



## FEATURES

- 2A, Step-Up Synchronous Switching Regulator with 1.1V Start-Up Voltage, 90\% Efficiency
- 1A, Step-Down Synchronous Switching Regulator, 90\% Efficiency
- 1A, Pin Selectable Step-Up or Step-Down, Synchronous Switching Regulator, 90\% Efficiency
- Step-Up Switching Regulator Controller, with Power OK Indicator
- Transformerless Inverting Switching Regulator Controller
- Constant Current Step-Up Switching Regulator Controller, LED Driver, with Output Open Protection
- Pin Selectable Step-Up or Step-Down Switching Regulator Controller, with Power OK Indicator
- Operates from 100 kHz to 1 MHz Switching Frequency
- Individual Enable, Digital Soft-Start and Overload Protection
- $1 \mu \mathrm{~A}$ Quiescent Current in Shutdown Mode
- Available in TQFN-48 (7mm $\times 7 \mathrm{~mm}$ ) Package


## APPLICATIONS

Digital still Cameras, Camcorders
Smart Mobile Phones, PDAs
Portable GPS Equipments
Handheld Multi-Media Equipments

## PIN CONFIGURATION (TOP VIEW)



PACKAGE/ORDERING INFORMATION

| ORDER NUMBER | PACKAGE <br> DESCRIPTION | SPECIFIED <br> TEMPERATURE <br> RANGE | MARKING <br> INFORMATION | PACKAGE <br> OPTION |
| :---: | :---: | :---: | :---: | :---: |
| SGM2100YTQC48/TR | TQFN- $48(7 \mathrm{~mm} \times 7 \mathrm{~mm})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SGM2100YTQ48 | Tape and Reel, 2500 |

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Junction Temperature ..... $150^{\circ} \mathrm{C}$
Operating Temperature Range.

$\qquad$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$Lead Temperature Range (Soldering 10 sec )$260^{\circ} \mathrm{C}$
ESD Susceptibility
HBM. ..... 3000V
MM. ..... 200V

## NOTE:

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PIN DESCRIPTION

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| $\mathbf{1}$ | FB3H | Voltage Feedback Input of AUX3 Controller. Connect a resistive voltage-divider from the step-up converter <br> output to FB3H to set the output voltage. The feedback threshold is 0.8 V . This pin is high impedance in <br> shutdown. FB3H provide conventional voltage. |
| $\mathbf{2}$ | SUSD4 | Configures AUX4 as a Step-Up or a Step-Down. This function must be hardwired. On-the-fly changes <br> are not allowed. Connected it to PV for Step-up mode, and connect it to GND for Step-down mode. |
| $\mathbf{3}$ | ON4 | AUX4 Controller ON/OFF Input. Logic high = ON; however, turn-on is locked out until 1024 OSC <br> cycles after the step-up has reached regulation. This pin has an internal 475k pulldown resistance to <br> GND. |
| $\mathbf{4}$ | CC1 | AUX1 Controller Compensation Node. Connect a series resistor-capacitor from this pin to GND to <br> compensate the control loop of the converter. This pin is actively driven to GND in shutdown, <br> overload, and thermal limit. |

PIN DESCRIPTION

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 5 | FB1 | AUX1 Controller Feedback Input. The feedback threshold is 0.8 V . This pin is high impedance in shutdown. |
| 6 | ON1 | AUX1 Controller ON/OFF Input. Logic high = ON; however, turn-on is locked out until 1024 OSC cycles after the step-up has reached regulation. This pin has an internal $475 \mathrm{k} \Omega$ pulldown resistance to GND. |
| 7 | PGSD | Power Ground. Connect all PGxx_ pins to GND with short wide traces as close to the IC as possible. |
| 8 | LXSD | Step-Down Converter Switching Node. Connect to the inductor of the step-down converter. LXSD is high impedance in shutdown. |
| 9 | PVSD | Step-Down Converter Supply Input. Bypass to GND with a $1 \mu \mathrm{~F}$ ceramic capacitor. The efficiency of this channel is measured from this pin. |
| 10 | ONSD | Step-Down Converter ON/OFF Control Input. Logic high = ON; however, turn-on is locked out until 1024 OSC cycles after the step-up has reached regulation. This pin has an internal $475 \mathrm{k} \Omega$ pulldown resistance to GND. |
| 11 | FBSD | Step-Down Converter Feedback Input. The feedback threshold is 0.8 V . This pin is high impedance in shutdown. |
| 12 | CCSD | Step-Down Converter Compensation Node. Connect a series resistor-capacitor from this pin to GND to compensate the control loop of the converter. This pin is actively driven to GND in shutdown, overload and thermal limit. |
| 13 | SUSD | Configures the Main Converter as a Step-Up or a Step-Down. This function must be hardwired On-the-fly changes are not allowed. With SUSD connected to PV, the main is configured as a step-up and PVM is the converter's output. With SUSD connected to GND, this channel is configured as a Step-Down, PVM is the Power Source Input Pin of Main Converter. |
| 14 | CCM | Main Converter Compensation Node. Connect a series resistor-capacitor from this pin to GND to compensate the control loop of the converter. This pin is actively driven to GND in shutdown, overload, and thermal limit. |
| 15 | FBM | Main Converter Feedback Input. The feedback threshold is 0.8 V . This pin is high impedance in shutdown. The output voltage must not be set higher than the step-up output. |
| 16 | ONM | Main ON/OFF Input. Logic high = ON; however, turn-on is lock out until 1024 OSC cycles after the step-up has reached regulation. This pin has an internal $475 \mathrm{k} \Omega$ pulldown resistance to GND. |
| 17 | REF | Reference Output. Bypass REF to GND with a $0.1 \mu \mathrm{~F}$ or greater capacitor. The maximum allowed REF load is $200 \mu \mathrm{~A}$. REF is actively pulled to GND when the step-up is shutdown. |
| 18 | CCSU | Step-Up Converter Compensation Node. Connect a series resistor-capacitor from this pin to GND to compensate the control loop of the converter. This pin is actively driven to GND in shutdown, overload, and thermal limit. |
| 19 | FBSU | Step-Up Converter Feedback Input. The feedback threshold is 0.8 V . This pin is high impedance in shutdown. |
| 20 | ONSU | Step-Up Converter ON/OFF Input. Logic high = ON; however, turn-on is lock out until 1024 OSC cycles after the step-up has reached regulation. This pin has an internal $475 \mathrm{k} \Omega$ pulldown resistance to GND. |

## PIN DESCRIPTION

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 21 | SCF | Open-Drain, Active-Low, Short-Circuit Flag Output. SCF goes open when overload protection occurs and during startup. SCF can drive high-side PMOS switches connected to one or more outputs to completely disconnect the load when the channel turns off in response to a logic command or an overload. |
| 22 | $\overline{\text { AUX1OK }}$ | Open-Drain, Active-Low, Power-OK Signal of AUX1. $\overline{\text { AUX1OK goes low when the AUX1 controller }}$ has successfully completed soft-start. $\overline{\text { AUX1OK goes high impedance in shutdown, overload, and }}$ thermal limit. |
| 23 | $\overline{\text { AUX4OK }}$ | Open-Drain, Active-Low, Power-OK Signal of AUX4. $\overline{\text { AUX4OK }}$ goes low when the AUX4 controller has successfully completed soft-start. $\overline{\text { AUX4OK }}$ goes high impedance in shutdown, overload, and thermal limit. |
| 24 | $\overline{\text { SDOK }}$ | Open-Drain, Active-Low, Power-OK Signal of Step-Down Converter. $\overline{\text { SDOK }}$ goes low when the step-down has successfully completed soft-start. $\overline{\text { SDOK }}$ goes high impedance in shutdown, overload and thermal limit. |
| 25 | OSC | Oscillator Control. Connect a timing capacitor from OSC to GND and a timing resistor from OSC to PVSU (or other DC voltage) to set the oscillator frequency between 100 kHz and 1 MHz . This pin is high impedance in shutdown. |
| 26 | PGSU | Power Ground. Connect all PGxx_ pins to GND with short wide traces as close to the IC as possible. |
| 27 | LXSU | Step-Up Converter Switching Node. Connect to the inductor of the step-up converter. LXSU is high impedance in shutdown. |
| 28 | PVSU | Power Output of the Step-Up Converter regulator. PVSU can also power other converter channels. Connect PVSU and PV together. |
| 29 | PGM | Power Ground. Connect all PGxx_ pins to GND with short wide traces as close to the IC as possible. |
| 30 | LXM | Main Converter Switching Node. Connect to the inductor of the main converter (can be configured as a step-up or a step-down by SUSD). LXM is high impedance in shutdown. |
| 31 | PVM | When SUSD = PVSU, the main converter channel is configured as a step-up and PVM is the main output. When SUSD = GND, main channel is configured as a step-down and PVM is the power input. |
| 32 | ON2 | AUX2 Controller ON/OFF Input. Logic high = ON; however, turn-on is locked out until 1024 OSC cycles after the step-up has reached regulation. This pin has an internal $475 \mathrm{k} \Omega$ ulldown resistance to GND. |
| 33 | CC4 | AUX4 Controller Compensation Node. Connect a series resistor-capacitor from this pin to GND to compensate the control loop of the converter. This pin is actively driven to GND in shutdown, overload, and thermal limit. |
| 34 | CC2 | AUX2 Controller Compensation Node. Connect a series resistor-capacitor from this pin to GND to compensate the control loop of the converter. This pin is actively driven to GND in shutdown, overload, and thermal limit. |
| 35 | FB4 | AUX4 Controller Feedback Input. The feedback threshold is 0.8 V . This pin is high impedance in shutdown. |

PIN DESCRIPTION

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 36 | FB2 | AUX2 Controller Feedback Input. This pin is high impedance in shutdown. Option1 AUX2 as a Step-Up: FB2 feedback threshold is 0.8 V . Option2 AUX2 as an inverter: FB2 feedback threshold is 0.8 V . |
| 37 | DL4P | AUX4 Controller Gate-Drive Output. DL4P drives between INDL4 and GND. The PMIC configures DL4P to drive a PMOS. DL4P is driven high in shutdown, overload and thermal limit. |
| 38 | INDL4 | Voltage Input of AUX4 Controller Gate-Drive. The voltage at INDL4 sets the high gate-drive voltage. PMIC connect INDL4 to the external PMOS source terminal to ensure the PMOS is completely off when DL4P swing high. |
| 39 | DL4N | AUX4 controller Gate-Drive Output. DL4N drives between INDL4 and GND. The PMIC configures DL4N to drive an NMOS. DL4N is driven high in shutdown, overload and thermal limit. |
| 40 | INDL2 | Voltage input of AUX2 Controller Gate-Drive. The voltage at INDL2 sets the high gate-drive voltage. PMIC connect INDL2 to the external PMOS source terminal to ensure the PMOS is completely off when DL2 swing high. |
| 41 | GND | Analog Ground. Connect all PGxx_ pins to GND with short wide traces as close to the IC as possible. |
|  |  | AUX2 Controller Gate-Drive Output. DL2 drives between INDL2 and GND. The Option1 configures DL2 to drive an NMOS in a Boost configuration. AUX2 is driven low in shutdown, overload and thermal limit. |
|  |  | AUX2 Controller Gate-Drive Output. DL2 drives between INDL2 and GND. The PMIC configures DL2 to drive a PMOS in an Inverter configuration. AUX2 is driven low in shutdown, overload and thermal limit. |
| 43 | DL3 | AUX3 Controller Gate-Drive Output. Connect to the gate of an NMOS. DL3 drives between PVSU and GND and supplies up to 500 mA . This pin is actively driven to GND in shutdown, overload, and thermal limit. |
| 44 | DL1 | AUX1 Controller Gate-Drive Output. Connect to the gate of an NMOS. DL1 drives between PVSU and GND and supplies up to 500 mA . This pin is actively driven to GND in shutdown, overload, and thermal limit. |
| 45 | PV | IC Power Input. Connect PVSU and PV together. |
| 46 | CC3 | AUX3 Controller Compensation Node. Connect a series resistor-capacitor from this pin to GND to compensate the control loop of the converter. This pin is actively driven to GND in shutdown, overload, and thermal limit. |
| 47 | FB3L | AUX3 Controller Current-Feedback Input. Connect a resistor from FB3L to GND to set LED current in LED boost-drive circuits. The feedback threshold is 0.2 V . Connecting this pin to GND if just use the FB3H feedback. This pin is high impedance in shutdown. |
| 48 | ON3 | AUX3 Controller ON/OFF Input. Logic high = ON; however, turn-on is locked out until 1024 OSC cycles after the step-up has reached regulation. This pin has an internal $475 \mathrm{k} \Omega$ pulldown resistance to GND. |

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{PVSU}}=\mathrm{V}_{\mathrm{PV}}=\mathrm{V}_{\text {PVM }}=\mathrm{V}_{\text {PVSD }}=\mathrm{V}_{\text {INDL2 }}=\mathrm{V}_{\text {INDL4 }}=+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. )

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL |  |  |  |  |  |
| Input Voltage Range |  | 1.1 |  | 5.5 | V |
| Step-Up Minimum Startup Voltage | $\mathrm{I}_{\text {LOAD }}<1 \mathrm{~mA}$ |  | 1.2 |  | V |
| Shutdown Supply Current into PV | $\mathrm{PV}=3.6 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| Shutdown Supply Current into PV with Step-Up Enabled | $\mathrm{ONSU}=3.6 \mathrm{~V}, \mathrm{FBSU}=0.9 \mathrm{~V}$ <br> (does not include switching losses) |  | 450 | 550 | $\mu \mathrm{A}$ |
| Shutdown Supply Current into PV with Step-Up and Step-Down Enabled | ONSU $=\mathrm{ONSD}=3.6 \mathrm{~V}, \mathrm{FBSU}=\mathrm{FBSD}=0.9 \mathrm{~V}$ <br> (does not include switching losses) |  | 700 | 800 | $\mu \mathrm{A}$ |
| Shutdown Supply Current into PV with Step-Up and Main Enabled | $\mathrm{ONSU}=\mathrm{ONM}=3.6 \mathrm{~V}, \mathrm{FBSU}=\mathrm{FBM}=0.9 \mathrm{~V}$ (does not include switching losses) |  | 700 | 800 | $\mu \mathrm{A}$ |
| Shutdown Supply Current from PV and PVSU with Step-Up and One AUX Enabled | $\mathrm{ONSU}=\mathrm{ON} 1=3.6 \mathrm{~V}, \mathrm{FBSU}=\mathrm{FB} 1=0.9 \mathrm{~V}$ (does not include switching losses) |  | 650 | 750 | $\mu \mathrm{A}$ |
| REFERENCE |  |  |  |  |  |
| Reference Output Voltage | $\mathrm{I}_{\text {REF }}=20 \mu \mathrm{~A}$ | 1.23 | 1.25 | 1.27 | V |
| Reference Load Regulation | $10 \mu \mathrm{~A}<\mathrm{I}_{\text {REF }}<200 \mu \mathrm{~A}$ |  | 0.3 | 2 | mV |
| Reference Line Regulation | 2.7 V < PVSU < 5.5V |  | 0.2 | 2 | mV |
| OSCILLATOR |  |  |  |  |  |
| OSC Discharge Trip Level | Rising edge |  | 1.2 |  | V |
| OSC Discharge Resistance | OSC $=1.5 \mathrm{~V}$ |  | 86 |  | $\Omega$ |
| OSC Discharge Pulse Width |  |  | 200 |  | ns |
| OSC Frequency | $\mathrm{R}_{\mathrm{osc}}=47 \mathrm{k} \Omega, \mathrm{Cosc}=100 \mathrm{pF}$ |  | 500 |  | kHz |
| OVERLOAD PROTECTION |  |  |  |  |  |
| Overload Protection Fault Delay |  |  | 100,000 |  | $\begin{aligned} & \text { OSC } \\ & \text { cycles } \end{aligned}$ |
| SCF Leakage Current |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| SCF Output Low Voltage |  |  | 0.01 | 0.1 | V |
| THERMAL LIMIT PROTECTION |  |  |  |  |  |
| Thermal Shutdown |  |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
| LOGIC INPUTS (ONx, SUSD, SUSD4) |  |  |  |  |  |
| ONSU Input Low Level | $\mathrm{PVSU}=3.6 \mathrm{~V}$ |  |  | 0.4 | V |
| ONSU Input High Level | PVSU $=3.6 \mathrm{~V}$ | 1.6 |  |  | V |
| ONM,ONSD,ON1,ON2,ON3,ON4, SUSD and SUSD4 Input Low Level | 2.7 V < PVSU < 5.5V |  |  | 0.4 | V |
| ONM,ONSD,ON1,ON2,ON3,ON4, SUSD and SUSD4 Input High Level | 2.7 V < PVSU < 5.5 V | 1.6 |  |  | V |
| SUSD Input Leakage |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| ONx Impedance to GND |  |  | 475 |  | $\mathrm{k} \Omega$ |

Specifications subject to changes without notice.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\text {PVSU }}=\mathrm{V}_{\mathrm{PV}}=\mathrm{V}_{\text {PVM }}=\mathrm{V}_{\text {PVSD }}=\mathrm{V}_{\text {INDL2 }}=\mathrm{V}_{\text {INDL4 }}=+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SU (Step-up Regulator) |  |  |  |  |  |
| Step-Up Startup-to-Normal Operating Threshold | Rising edge or falling edge |  | 2 |  | V |
| Step-Up Startup-to-Normal Operating Threshold Hysteresis |  |  | 80 |  | mV |
| Step-Up Voltage Adjust Range |  | 3.0 |  | 5.5 | V |
| Start Delay of ONSD,ONM, ON1,ON2, ON3 and ON4 after SU in Regulation |  |  | 1024 |  | $\begin{aligned} & \text { OSC } \\ & \text { cycles } \end{aligned}$ |
| FBSU Regulation Voltage |  | 0.788 | 0.8 | 0.812 | V |
| FBSU to CCSU Transconductance | FBSU = CCSU | 80 | 120 | 160 | $\mu \mathrm{S}$ |
| FBSU Input Leakage Current | FBSU $=0.8 \mathrm{~V}$ | -100 | 0.01 | 100 | nA |
| Skip Mode Trip Level |  |  | 200 |  | mA |
| Current-Sense Amplifier Transresistance |  |  | 0.275 |  | V/A |
| Step-Up Maximum Duty Cycle | FBSU $=0.75 \mathrm{~V}$ | 80 | 85 | 90 | \% |
| PVSU Leakage Current | $\mathrm{V}_{\mathrm{LX}}=0 \mathrm{~V}, \mathrm{PVSU}=3.6 \mathrm{~V}$ |  | 0.1 |  | $\mu \mathrm{A}$ |
| LXSU Leakage Current | $\mathrm{V}_{\text {LX }}=\mathrm{V}_{\text {OUT }}=3.6 \mathrm{~V}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| Switch On-Resistance | N channel |  | 150 | 300 | $\mathrm{m} \Omega$ |
|  | P channel |  | 200 | 300 |  |
| N-Channel Current Limit |  | 1.8 | 2.1 | 2.4 | A |
| P-Channel Turn-Off Current |  |  | 75 |  | mA |
| Startup Current Limit | $\mathrm{PVSU}=1.8 \mathrm{~V}$ |  | 450 |  | mA |
| Startup toff | $\mathrm{PVSU}=1.8 \mathrm{~V}$ |  | 800 |  | ns |
| Startup Frequency | $\mathrm{PVSU}=1.8 \mathrm{~V}$ |  | 200 |  | kHz |

Specifications subject to changes without notice.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{PVSU}}=\mathrm{V}_{\mathrm{PV}}=\mathrm{V}_{\text {PVM }}=\mathrm{V}_{\text {PVSD }}=\mathrm{V}_{\text {INDL2 }}=\mathrm{V}_{\text {INDL4 }}=+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. .

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAIN (Step-up / Step-down) Regulator |  |  |  |  |  |
| Main Step-Up Voltage Adjust Range | SUSD = PVSU | 3.0 |  | 5.5 | V |
| Main Step-Down Voltage Adjust Range | SUSD = GND, PVM must be greater than output | 2.45 |  | 5.00 | V |
| PVM Undervoltage Lockout in Step-Down Mode | SUSD = GND | 2.4 | 2.45 | 2.5 | V |
| FBM Regulation Voltage |  | 0.788 | 0.8 | 0.812 | V |
| FBM to CCM Transconductance | FBM $=$ CCM | 80 | 120 | 160 | $\mu \mathrm{S}$ |
| FBM Input Leakage Current | FBM $=0.8 \mathrm{~V}$ | -100 | 0.01 | 100 | nA |
| Skip Mode Trip Level | Step-Up Mode (SUSD = PVSU) |  | 200 |  | mA |
|  | Step-Down Mode (SUSD = GND) |  | 150 |  |  |
| Current-Sense Amplifier Transresistance | Step-Up Mode (SUSD = PVSU) |  | 0.25 |  | V/A |
|  | Step-Down Mode (SUSD = GND) |  | 0.5 |  |  |
| Maximum Duty Cycle | Step-Up Mode (SUSD = PVSU) | 80 | 85 | 90 | \% |
|  | Step-Down Mode (SUSD = GND) |  | 95 |  |  |
| LXM Leakage Current | $\mathrm{V}_{\text {LXM }}=0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{PVSU}=3.6 \mathrm{~V}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| Switch On-Resistance | N Channel |  | 150 | 300 | $\mathrm{m} \Omega$ |
|  | P Channel |  | 200 | 300 |  |
| Synchronous Rectifier Turn-Off Current | Step-Up Mode (SUSD = PVSU) |  | 75 |  | mA |
|  | Step-Down Mode (SUSD = GND) |  | 100 |  |  |
| Soft-Start Interval |  |  | 4096 |  | $\begin{aligned} & \text { OSC } \\ & \text { cycles } \end{aligned}$ |

Specifications subject to changes without notice.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\text {PVSU }}=\mathrm{V}_{\mathrm{PV}}=\mathrm{V}_{\text {PVM }}=\mathrm{V}_{\text {PVSD }}=\mathrm{V}_{\text {INDL2 }}=\mathrm{V}_{\text {INDL4 }}=+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD (Step-down Regulator) |  |  |  |  |  |
| Step-Down Output-Voltage Adjust Range | PVSD must be greater than output | 1.25 |  | 5 | V |
| FBSD Regulation Voltage |  | 0.788 | 0.8 | 0.812 | V |
| FBSD to CCSD Transconductance | FBSD $=$ CCSD | 80 | 120 | 160 | $\mu \mathrm{S}$ |
| FBSD Input Leakage Current | FBSD $=0.8 \mathrm{~V}$ | -100 | 0.01 | 100 | nA |
| Skip Mode Trip Level |  |  | 150 |  | mA |
| Current-Sense Amplifier Transresistance |  |  | 0.5 |  | V/A |
| LXSD Leakage Current | $\mathrm{V}_{\text {LXSD }}=0 \mathrm{~V}$ to 3.6V, PVSU $=3.6 \mathrm{~V}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| Switch On-Resistance | N Channel |  | 150 | 300 | $\mathrm{m} \Omega$ |
|  | P Channel |  | 200 | 300 |  |
| P-Channel Current Limit |  | 0.6 | 0.9 | 1.2 | A |
| N-Channel Turn-Off Current |  |  | 100 |  | mA |
| Soft-Start Interval |  |  | 2048 |  | $\begin{aligned} & \text { OSC } \\ & \text { cycles } \end{aligned}$ |
| $\overline{\text { SDOK }}$ Output Low Voltage | 0.1 mA into $\overline{\text { SDOK }}$ |  | 0.01 | 0.1 | V |
| $\overline{\text { SDOK }}$ Leakage Current | ONSU = GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |

Specifications subject to changes without notice.

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{PVSU}}=\mathrm{V}_{\mathrm{PV}}=\mathrm{V}_{\text {PVM }}=\mathrm{V}_{\text {PVSD }}=\mathrm{V}_{\text {INDL2 }}=\mathrm{V}_{\text {INDL4 }}=+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AUX1,2,3,4 (DC/DC Controllers) |  |  |  |  |  |
| INDL2 Undervoltage Lockout |  | 2.45 | 2.5 | 2.55 | V |
| Maximum Duty Cycle | FB_ $=0.75 \mathrm{~V}$ | 80 | 85 | 90 | \% |
| FB1, FB2, FB3H, FB4 Regulation Voltage |  | 0.788 | 0.8 | 0.812 | V |
| FB3L Regulation Voltage |  |  | 0.2 |  | V |
| AUX1, AUX2, AUX4 FB to CC Transconductance |  | 80 | 120 | 160 | $\mu \mathrm{S}$ |
| AUX3 FB3L or FB3H to CC <br> Transconductance |  | 40 | 80 | 120 | $\mu \mathrm{S}$ |
| FB_ Input Leakage Current |  | -100 | 0.1 | 100 | nA |
| DLx Driver Resistance | Output high or low |  | 2.5 |  | $\Omega$ |
| DLx Drive Current | Sourcing or sinking |  | 0.5 |  | A |
| Soft-Start Interval |  |  | 4096 |  | $\begin{aligned} & \text { OSC } \\ & \text { cycles } \end{aligned}$ |
| $\overline{\text { AUX1OK }}$ Output Low Voltage | $0.1 \mathrm{~mA} \mathrm{into} \overline{\text { AUX1OK }}$ |  | 0.01 | 0.1 | V |
| $\overline{\text { AUX1OK Leakage Current }}$ | ON1 = GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| $\overline{\text { AUX4OK Output Low Voltage }}$ |  |  | 0.01 | 0.1 | V |
| $\overline{\text { AUX4OK }}$ Leakage Current | ON4 = GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |

Specifications subject to changes without notice.

TYPICAL PERFORMANCE CHARACTERISTICS


TYPICAL PERFORMANCE CHARACTERISTICS







5Gmicao

## TYPICAL PERFORMANCE CHARACTERISTICS






5GMICRO

## DETAILED DESCRIPTION

The SGM2100 includes the following blocks to build a multiple-output power management unit for portable equipments. It can accept inputs from a variety of sources including 1-cell Li+ batteries, 2-cell alkaline or NiMH batteries, and even systems designed to accept both battery types. The SGM2100 includes seven DC/DC converter channels to generate all required voltages:

- SU, step-up DC/DC switching regulator, with on-chip power FETs.
- MAIN, pin selectable step-up or step-down DC/DC switching regulator with on-chip power FETs.
- SD, step-down DC/DC switching regulator with onchip power FETs.
- AUX1, DC/DC switching regulator controller for stepup and flyback converters.
- AUX2, DC/DC switching regulator controller for stepup and inverting DC/DC application.
- AUX3, DC/DC switching regulator controller for white LED as well as conventional step-up applications; includes open LED overvoltage protection.
- AUX4, pin selectable step-up or step-down DC/DC switching regulator controller.


## SU, Step-Up DC/DC Switching Regulator

The step-up DC/DC switching converter typically is used to generate a 5 V output voltage from a 1.5 V to 4.5 V battery input, but any output voltage from $\mathrm{V}_{\text {IN }}$ to 5 V can be set. An internal NFET switch and external synchronous rectifier allow conversion efficiencies as high as $90 \%$. For heavy loading case, the converter operates in a low-noise PWM mode with constant frequency. Switching harmonics generated by fixedfrequency operation are consistent and easily filtered. Efficiency is enhanced under light ( $<75 \mathrm{~mA}$ TYP) loading by a Power saving Mode that switches the step-up only as needed to service the load. In this mode, the maximum inductor current is 200 mA for each pulse.

## MAIN, Step-Up or Step-Down DC/DC Switching Regulator

The main converter can be configured as a step-up (Figure 2) or a step-down converter (Figure 1) under the control of SUSD pin. The main DC/DC converter is typically used to generate 3.3 V , but any voltage from 2.7 V to 5 V can be set; however, the main output must not be set higher than the step-up output (PVSU).
An internal MOSFET switch and synchronous rectifier allow conversion efficiencies as high as $90 \%$. Under moderate to heavy loading, the converter operates in a low-noise PWM mode with constant frequency. Switching harmonics generated by fixed-frequency operation are consistent and easily filtered. Efficiency is enhanced under light loading ( $<200 \mathrm{~mA}$ ) typical for step-up mode, < 150mA typical for step-down mode) by assuming a Power Saving Mode during which the converter switches only as needed to service the load.
Step-down operation can be direct from a Li+ cell if the minimum input voltage exceeds the desired output by approximately 200 mV . Note that if the main DC/DC, operating as a step-down, operates in dropout, the overload protection circuit senses an out-of-regulation condition and turns off all channels.

## Li+ Battery to 3.3V Boost-Buck Operation

When generating 3.3 V from an Li+ cell, boost-buck operation may be needed, so a regulated output can be maintained for input voltages above and below 3.3V. In this case, it may be best to configure the main converter as a step-down (SUSD = GND) and to connect its input, PVM, to the step-up output (PVSU), set to a voltage at or above 4.2V (Figures 1 and 3). The compound efficiency with this connection is typically up to $90 \%$. This connection is also suitable for designs that must operate from both $1-\mathrm{cell} \mathrm{Li}+$ and 2 AA cells.
Note that the step-up output supplies both the step-up load and the main step-down input current when the main is powered from the step-up. The main input current reduces the available step-up output current for other loads.


Figure 1. Typical 1-Cell Li+ Powered System (3.3V logic is stepped down from +5 V or Battery, and 1.8 V core is stepped down directly from the battery. Alternate connections are shown in the following figures.)


Figure 2. Typical 2-Cell AA-Powered System ( 3.3 V is boosted from the battery and 1.8 V is stepped down from $\mathrm{V}_{\mathrm{M}}(3.3 \mathrm{~V}$ ).)


Figure 3. Li+ or Multibattery Input (This power supply accepts inputs from 1.5 V to 4.2 V , so it can operate from either 2 AA cells or $1 \mathrm{Li}+$ cell. The 3.3 V logic supply and the 1.8 V core supply are both stepped down from 5 V for true boost-buck operation.)


Figure 4. SGM2100 Functional Diagram

## 2 AA to 3.3V Operation

In designs that operate only from 2 AA cells, the main DC/DC can be configured as a boost converter (SUSD $=$ PVSU) to maximize the 3.3 V efficiency (Figure 2).

## SD, Step-Down DC/DC Switching Regulator

The step-down DC/DC is optimized for generating low output voltages (down to 0.8 V ) at high efficiency. It runs from the power source from PVSD pin. PVSD pin can be connected directly to the battery if sufficient headroom exists to avoid dropout; otherwise, PVSD can be powered from the output of another converter. This Buck can also operate with the step-up (main converter in step-up mode) for boost- buck operation.
For heavy loading, the converter operates in a low-noise PWM mode with constant frequency and modulated pulse width. Efficiency is enhanced under light ( $<75 \mathrm{~mA}$ TYP) loading by assuming a Power saving Mode during which the step-down switches only as needed to service the load. In this mode, the maximum inductor current is 150 mA for each pulse. The step-down DC/DC is inactive until the step-up $D C / D C$ is in regulation.
The step-down also features an open-drain $\overline{\text { SDOK }}$ output that goes low when the step-down output is in regulation. $\overline{\text { SDOK }}$ can be used to drive an external MOSFET switch that gates 3.3 V power to the processor after the core voltage is in regulation. This connection is shown in Figure 15.

## AUX1, AUX2, AUX3, AUX4 DC/DC Controllers

The four auxiliary controllers operate as fixedfrequency voltage-mode PWM controllers. They do not have no internal MOSFETs, so output power is determined by external components. The controllers regulate output voltage by modulating the pulse width of the DL_ driver.
On the SGM2100, AUX1 and AUX2 are boost/flyback PWM controllers. AUX3 is a boost/flyback controller that can be connected to regulate output voltage and/or current (for white-LED drive). AUX4 can be configured to Buck or Boost controller by SUSD4 pin, the output power is dependent on external MOSFETs.

Figure 5 shows a functional diagram of an AUX1/AUX2 boost controller. A sawtooth oscillator signal at OSC governs timing. At the start of each cycle, DL1/DL2 goes high, turning on the external NFET switch. The switch then turns off when the internally level-shifted sawtooth rises above the voltage at CC1/CC2 pin or when the maximum duty cycle is exceeded. The switch remains off until the start of the next cycle. A transconductance error amplifier forms an integrator at CC1/CC2 to maintain high DC loop gain and accuracy. The auxiliary controllers do not start until 1024 OSC cycles after the step-up DC/DC output is in regulation. If the auxiliary controller remains faulted for 100,000 OSC cycles ( 200 ms at 500 kHz ), then all SGM2100 channels latch off.
Figure 11, 12, 13 and 14 are several circuit schemes in system design.

## Maximum Duty Cycle

The AUX PWM controllers have a guaranteed maximum duty cycle of $80 \%$ : all controllers can achieve at least $80 \%$ and typically reach $85 \%$. In boost designs that employ continuous current, the maximum duty cycle limits the boost ratio so:

$$
1-\mathrm{V}_{\text {IN }} / \mathrm{V}_{\text {OUT }} \leq 80 \%
$$

With discontinuous inductor current, no such limit exists for the input/output ratio since the inductor has time to fully discharge before the next cycle begins.

## AUX1, Step-Up DC/DC Controller

AUX1 can be used for conventional DC/DC boost and flyback designs (Figures 8 and 9). Its output (DL1) is designed to drive an N -channel MOSFET. Its feedback (FB1) threshold is 0.8 V .

## AUX2, Step-Up DC/DC controller

In the SGM2100, AUX2 can be used as boost or inverting DC/DC controller, in inverting DC/DC application, AUX2 generates a regulated negative output voltage, typically for CCD and LCD bias. This is useful in height-limited designs where transformers may not be desired.


Figure 5. AUX1 and AUX2 Controller Functional Diagram


Figure 6. Oscillator Function Diagram


Figure 7. White LED drive with open LED overvoltage protection is provided by the additional voltage feedback input to FB3H

The AUX2 MOSFET driver (DL2) is designed to drive P-channel MOSFETs. INDL2 biases the driver so $\mathrm{V}_{\text {INDL2 }}$ is the high output level of DL2. INDL2 should be connected to the P-channel MOSFET source to ensure the MOSFET turns completely off when DL2 is high.

## AUX3, Step-Up DC/DC Controller or LED Driver

The AUX3 step-up DC/DC controller has two feedback inputs, FB3L and FB3H, with feedback thresholds of 0.2 V (FB3L) and 0.8 V (FB3H). If used as a conventional voltage-output step-up, FB3L is grounded and FB3H is used as the feedback input. In such case, AUX3 behaves exactly like AUX1.


Figure 8. Boost DC/DC


Figure 9. +15 V and -8 V CCD Bias with Transformer

If AUX3 is used as a switch-mode boost current source for white LEDs, FB3L provides current-sensing feedback, while FB3H provides (optional) open-LED overvoltage protection (Figure 7). In this application, the member of white-LED can be 3,4 or more; it's dependent on the power Source Voltage.

## AUX4, Step-Up or Step-Down DC/DC Controller

 AUX4 can be configured to Sync. Buck controller, by connecting SUSD4 pin to GND, Figure10 is Sync. Buck DC/DC. This Sync. Buck can provide big current for heavy loading, customer can select different external MOSFETs to provide different output current.

Figure 10. Sync. Buck DC/DC realized by AUX4 Controller

## Status Outputs (SDOK , $\overline{\text { AUX1OK }}, \overline{\text { AUX4OK }}, \mathbf{S C F}$ )

The SGM2100 includes four versatile status outputs that can provide information to the system. All are open-drain outputs and can directly drive MOSFET switches to facilitate sequencing, disconnect loads during overloads, or perform other hardware-based functions.
$\overline{\text { SDOK }}$ pulls low when the step-down has successfully completed soft-start. $\overline{\text { SDOK }}$ goes high impedance in shutdown, overload, and thermal limit. A typical use for $\overline{\text { SDOK }}$ is to drive a P-channel MOSFET that connects 3.3 V power to the CPU I/O after the CPU core is powered up (Figure15), thus providing safe sequencing in hardware without system intervention.
$\overline{\text { AUX1OK }}$ pulls low when the AUX1 controller has successfully completed soft-start. $\overline{A U X 10 K}$ goes high impedance in shutdown, overload, and thermal limit. A typical use for $\overline{A U X 10 K}$ is to drive a P-channel MOSFET that connects 5 V power to the CCD after the 15 V CCD bias (generated by AUX1) is powered up (Figure 16).
$\overline{\text { AUX4OK }}$ is Power OK signal of AUX4 controller.
SCF goes high (high impedance, open drain) when overload protection occurs. Under normal operation, SCF pulls low. SCF can drive a high-side P-channel MOSFET switch that can disconnect a load during power-up or when a channel turns off in response to a logic command or an overload. Several connections are possible for SCF. One is shown in Figure 17 where SCF provides load disconnect for the step-up on fault and power-up.


Figure 11. $\pm 15 \mathrm{~V}$ Output Using an AUX-Driven Boost with Charge-Pump Inversion


Figure 12. +15 V and -8 V CCD Bias without Transformer Using Boost with a Diode-Capacitor Charge Pump (A positive output linear regulator can be used to regulate the negative output of the charge pump.)


Figure 13. SEPIC Converter Additional Boost-Buck Channel


Figure 14. Adding a PWM Channel with an External Slave Controller


Figure 15. Using $\overline{\text { SDOK }}$ to Drive External PFET that Gates 3.3V Power to CPU after 1.8 V Core Voltage Is in Regulation


Figure 16. $\overline{\text { AUX1OK }}$ Drives an External PFET that Gates 5 V Supply to the CCD after the +15 V CCD Bias Supply Is Up

## Soft-Start

The SGM2100 channels feature a soft-start function that limits inrush current and prevents excessive battery loading at startup by ramping the output voltage of each channel up to the regulation voltage. This is accomplished by ramping the internal reference inputs to each channel error amplifier from 0 V to the 0.8 V reference voltage over a period of 4096 oscillator cycles ( 16 ms at 500 kHz ) when initial power is applied or when a channel is enabled.
The step-down soft-start ramp takes half the time (2048 clock cycles) of the other channel ramps. This allows the step-down and main outputs to track each other and rise at nearly the same $\mathrm{dV} / \mathrm{dt}$ rate on power-up. Once the step-down output reaches its regulation point ( 1.5 V or 1.8 V TYP), the main output ( 3.3 V TYP) continues to rise at the same ramp rate. See the Typical Performance Characteristics Main and Step-Down Startup Waveforms graphs.
Soft-start is not included in the SU Channel to avoid limiting startup capability with loading.

## Fault Protection

The SGM2100 has robust fault and overload protection. After power-up, the device is set to detect an out-of-regulation state that could be caused by an overload or short. If any DC/DC converter channel (step-up, main, step-down, or any of the auxiliary controllers) remains faulted for 100,000 clock cycles ( 200 ms at 500 kHz ), then all outputs latch off until the SU Channel is reinitialized by the ONSU pin or by cycling the input power. The fault detection circuitry for any channel is disabled during its initial turn-on soft-start sequence.
An exception to the standard fault behavior is that there is no 100,000 clock cycle delay in entering the fault state if the step-up output (PVSU) is dragged below its 2.5V UVLO threshold or is shorted. In this case, the step-up UVLO immediately triggers and shuts down all channels. The step-up then continues to attempt starting. If the step-up output short remains, these attempts cannot succeed since PVSU remains near ground.

## SGM2100

If a soft-short or overload remains on PVSU, the startup oscillator switches the internal N -channel MOSFET, but fault is retriggered if regulation is not achieved by the end of the soft-start interval. If PVSU is dragged below the input, the overload is supplied by the body diode of the internal synchronous rectifier, or by a Schottky diode connected from the battery to PVSU. If desired, this overload current can be interrupted by a P-channel MOSFET controlled by SCF, as shown in Figure 17.

## Reference

The SGM2100 has a precise 1.25 V reference. Connect a $0.1 \mu \mathrm{~F}$ ceramic bypass capacitor from REF to GND within 0.2 in ( 5 mm ) of the REF pin. REF can source up to $200 \mu \mathrm{~A}$ and is enabled whenever ONSU is high and PVSU is above 2.5 V . If the $200 \mu \mathrm{~A}$ REF load limit must be exceeded, buffer REF with an external op amp.

## Oscillator

All DC/DC converter channels employ fixed-frequency PWM operation. The operating frequency is set by an RC network at the OSC pin. The range of usable settings is 100 kHz to 1 MHz . Figure 6 is the function diagram of oscillator.
The oscillator uses a comparator, a 200 ns one-shot, and an internal NFET switch in conjunction with an external timing resistor and capacitor (Figure 6). When the switch is open, the capacitor voltage exponentially approaches the step-up output voltage from zero with a time constant given by the product of $\mathrm{R}_{\text {osc }}$ and $\mathrm{C}_{\text {osc }}$. The comparator output switches high when the capacitor voltage reaches $\mathrm{V}_{\text {REF }}(1.25 \mathrm{~V})$. In turn, the one-shot activates the internal MOSFET switch to discharge the capacitor for 200 ns , and the cycle repeats. The oscillation frequency changes as the main output voltage ramps upward following startup. The oscillation frequency is then constant once the main output is in regulation.

## Shutdown

The step-up converter is activated with a high input at ONSU. The main converter (step-up or step-down) is activated by a high input on ONM. The step-down and auxiliary DC/DC converters $1,2,3$ and 4 activate with high inputs at ONSD, ON1, ON2, ON3 and ON4 respectively. The step-down, main, and AUX_ converters cannot be activated until PVSU is in regulation. For automatic startup, connect $O N$ _ to PVSU or a logic level greater than 1.6 V .


Figure 17. SCF Drives PFET Load Switch on 5V to Disconnect Load on Fault and Allow Full-Load Startup

## Low-Voltage Startup Oscillator

The SGM2100 internal control and reference voltage circuitry receive power from PVSU and do not function when PVSU is less than 2.5 V . To ensure low voltage startup, the step-up employs a low-voltage startup oscillator that activates at 1.2 V if a Schottky rectifier is connected from $\mathrm{V}_{\text {BATT }}$ to PVSU (1.1V with no Schottky rectifier). The startup oscillator drives the internal N-channel MOSFET at LXSU until PVSU reaches 2.5 V , at which point voltage control is passed to the current-mode PWM circuitry.
Once in regulation, the SGM2100 operates with inputs as low as 1.1 V since internal power for the IC is supplied by PVSU. At low input voltages, the step-up may have difficulty starting into heavy loads; however, this can be remedied by connecting an external P-channel load switch driven by SCF so the load is not connected until the PVSU is in regulation (Figure 17).

## DESIGN GUIDE

## Setting the Switching Frequency

Choose a switching frequency to optimize external component size or circuit efficiency for the particular application. Typically, switching frequencies between 400 kHz and 500 kHz offer a good balance between component size and circuit efficiency-higher frequencies generally allow smaller components, and lower frequencies give better conversion efficiency. The switching frequency is set with an external timing resistor ( $\mathrm{R}_{\mathrm{Osc}}$ ) and capacitor ( $\mathrm{C}_{\mathrm{Osc}}$ ). At the beginning of a cycle, the timing capacitor charges through the resistor until it reaches $V_{\text {REF }}$. The charge time, $t_{1}$, is as follows:

$$
t_{1}=-R_{\mathrm{Osc}} \times\left(C_{\mathrm{OSC}}+C_{\mathrm{par}}\right) \times \ln \left[1-\left(1.25 / \mathrm{V}_{\mathrm{PVSU}}\right)\right]
$$

where $\mathrm{C}_{\text {par }}(15 \mathrm{pF}$ TYP) is the parasitic capacitance at the OSC pin due to internal ESD protection structure and the die-to-package capacitance.
The internal comparator that compares the capacitor Cosc voltage to the reference has a delay td of 50 ns (TYP). The capacitor voltage then decays to zero over time, $\mathrm{t}_{2}=200 \mathrm{~ns}$. The oscillator frequency is as follows:

$$
\mathrm{f}_{\mathrm{Osc}}=1 /(\mathrm{t} 1+\mathrm{td}+\mathrm{t} 2)
$$

fosc can be set from 100 kHz to 1 MHz . Choose Cosc between 22 pF and 470 pF . Determine $\mathrm{R}_{\mathrm{osc}}$ :
$R_{\text {OSC }}=\left(200 n s+50 n s-1 / f_{\text {osc }}\right) /\left(\left[C_{\text {osc }}+C_{\text {par }}\right] \ln [1-\right.$ 1.25 / VPVSul)

See the Typical Performance Characteristics for fosc vs. $\mathrm{R}_{\text {Osc }}$ using different values of $\mathrm{C}_{\text {osc }}$.

## Setting Output Voltages

All SGM2100 output voltages are resistor set. The FB_ threshold is 0.8 V for all channels except for FB3 $\overline{\mathrm{L}}$ ( 0.2 V ). When setting the voltage for any channel, connect a resistive voltage-divider from the channel output to the corresponding FB_input and then to GND. The FB_ input bias current is less than 100nA, so choose the bottom-side (FB_-to-GND) resistor to be $100 \mathrm{k} \Omega$ or less. Then calculate the top-side (output-to-FB_) resistor:

$$
R_{\text {TOP }}=R_{\text {BOTTOм }}\left[\left(V_{\text {OUT }} / 0.8\right)-1\right]
$$

When using AUX3 to drive white LEDs (Figure 7), select the LED current-setting resistor $\mathrm{R}_{3}$ (Figure 7) using the following formula:

$$
\mathrm{R}_{3}=0.2 \mathrm{~V} / \mathrm{I}_{\text {LED }}
$$

The FB2 threshold is 0.8 V , to set the AUX2 negative output voltage, connect a resistive voltage-divider from the negative output to the FB2 input, and then to REF. The FB2 input bias current is less than 100nA, so choose the REF-side (FB2-to-REF) resistor ( $\mathrm{R}_{\text {REF }}$ ) to be $100 \mathrm{k} \Omega$ or less. Then calculate the top-side (output-to-FB2) resistor:

$$
\mathrm{R}_{\mathrm{TOP}}=\frac{0.8+\left|\mathrm{V}_{\mathrm{OUT}}\right|}{0.45} \times \mathrm{R}_{\mathrm{REF}}
$$

## General Filter Capacitor Selection

The input capacitor in a DC/DC converter reduces current peaks drawn from the battery or other input power source and reduces switching noise in the controller. The impedance of the input capacitor at the switching frequency should be less than that of the input source so high-frequency switching currents do not pass through the input source. One $4.7 \mu \mathrm{~F}$ to $10.0 \mu \mathrm{~F}$ and one $0.01 \mu \mathrm{~F}$ ceramic capacitors are recommended to be used as decoupling capacitors.
The output capacitor keeps output ripple small and ensures control-loop stability. The output capacitor must also have low impedance at the switching frequency. Ceramic, polymer, and tantalum capacitors are suitable, with ceramic exhibiting the lowest ESR and high-frequency impedance.
Output ripple with a ceramic output capacitor is approximately as follows:

$$
V_{\text {RIPPLE }}=I_{\text {L(PEAK })}\left[1 /\left(2 \pi \times f_{\text {OSC }} \times C_{\text {OUT }}\right)\right]
$$

If the capacitor has significant ESR, the output ripple component due to capacitor ESR is as follows:

$$
\mathrm{V}_{\mathrm{RIPPLE}(E S R)}=I_{\mathrm{LP}(\mathrm{PEAK})} \times \mathrm{ESR}
$$

Output capacitor specifics are also discussed in each converter's Compensation section.

## Step-Up Component Selection

This section describes component selection for the step-up, as well as for the main, if SUSD = PV.
The external components required for the step-up are an inductor, an input and output filter capacitor, and a compensation RC.
The inductor is typically selected to operate with continuous current for best efficiency. An exception might be if the step-up ratio, ( $\left.\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}\right)$, is greater than $1 /\left(1-D_{\text {MAX }}\right)$, where $D_{\text {MAX }}$ is the maximum PWM duty factor of $80 \%$.

When using the step-up channel to boost from a low input voltage, loaded startup is aided by connecting a Schottky diode from the battery to PVSU.

## Step-Up Inductor

In most step-up designs, a reasonable inductor value ( $L_{\text {IDEAL }}$ ) can be derived from the following equation, which sets continuous peak-to-peak inductor current at $1 / 2$ the DC inductor current:

$$
\mathrm{L}_{\text {IDEAL }}=\left[2 \mathrm{~V}_{\text {IN(MAX })} \times \mathrm{D}(1-\mathrm{D})\right] /\left(\mathrm{I}_{\text {OUT }} \times \mathrm{f}_{\text {OSC }}\right)
$$

where $D$ is the duty factor given by:

$$
\mathrm{D}=1-\left(\mathrm{V}_{\text {IN }} / \mathrm{V}_{\text {OUT }}\right)
$$

Given $L_{\text {IDEAL }}$, the consistent peak-to-peak inductor current is 0.5 lout / ( $1-\mathrm{D}$ ). The peak inductor current, $\mathrm{I}_{\mathrm{IND}(\mathrm{PK})}=\mathrm{I}_{\mathrm{OUT}} /(1-\mathrm{D})$.
Inductance values smaller than $\mathrm{L}_{\text {IDEAL }}$ can be used to reduce inductor size; however, if much smaller values are used, inductor current rises and a larger output capacitance may be required to suppress output ripple.

## Step-Up Compensation

The inductor and output capacitor are usually chosen first in consideration of performance, size, and cost. The compensation resistor and capacitor are then chosen to optimize control-loop stability. In some cases, it may help to re-adjust the inductor or output-capacitor value to get optimum results. For typical designs, the component values in the circuit of Figure 1 yield good results.
The step-up converter employs current-mode control, thereby simplifying the control-loop compensation. When the converter operates with continuous inductor current (typically the case), a right-half-plane zero appears in the loop-gain frequency response. To ensure stability, the control-loop gain should cross over (drop below unity gain) at a frequency ( $\mathrm{f}_{\mathrm{C}}$ ) much less than that of the right-half-plane zero.
The relevant characteristics for step-up channel compensation are as follows:

- Transconductance (from FB to CC), $\mathrm{gm}_{\text {EA }}(135 \mu \mathrm{~S}$ )
- Current-sense amplifier transresistance, $\mathrm{R}_{\mathrm{CS}}$ (0.3V/A)
- Feedback regulation voltage, $\mathrm{V}_{\mathrm{FB}}(0.8 \mathrm{~V})$
- Step-up output voltage, $\mathrm{V}_{\text {SU }}$, in V
- Output load equivalent resistance, $\mathrm{R}_{\text {LOAD }}$, in $\Omega=\mathrm{V}_{\text {OUT }}$ / ILOAD

The key steps for step-up compensation are as follows: 1) Place $f_{C}$ sufficiently below the right-half-plane zero (RHPZ) and calculate $\mathrm{C}_{\mathrm{C}}$.
2) Select $R_{C}$ based on the allowed load-step transient. $\mathrm{R}_{\mathrm{C}}$ sets a voltage delta on the $\mathrm{C}_{\mathrm{C}}$ pin that corresponds to load-current step.
3) Calculate the output-filter capacitor ( $\mathrm{C}_{\text {Out }}$ ) required to allow the $R_{C}$ and $C_{C}$ selected.
4) Determine if $C_{p}$ is required.(if calculated to be $>10 p F$ ) For continuous conduction, the right-half-plane zero frequency ( $f_{R H P Z}$ ) is given by the following:

$$
\mathrm{f}_{\mathrm{RHPZ}}=\mathrm{V}_{\mathrm{OUT}}(1-\mathrm{D})^{2} /\left(2 \pi \times L \times \mathrm{I}_{\text {LOAD }}\right)
$$

where $D=$ the duty cycle $=1-\left(\mathrm{V}_{\mathrm{IN}} / \mathrm{V}_{\mathrm{OUT}}\right)$, L is the inductor value, and $I_{\text {LOAD }}$ is the maximum output current. Typically target crossover ( $\mathrm{f}_{\mathrm{C}}$ ) for $1 / 6$ of the RHPZ.

For example, if we assume $\mathrm{f}_{\mathrm{Osc}}=500 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$, and $\mathrm{I}_{\text {OUT }}=0.5 \mathrm{~A}$, then $\mathrm{R}_{\text {LOAD }}=10 \Omega$. If we select $L=4.7 \mu \mathrm{H}$, then:
$\mathrm{f}_{\text {RHPZ }}=5(2.5 / 5)^{2} /\left(2 \pi \times 4.7 \times 10^{-6} \times 0.5\right)=84.65 \mathrm{kHz}$ Choose $\mathrm{f}_{\mathrm{C}}=14 \mathrm{kHz}$. Calculate $\mathrm{C}_{\mathrm{C}}$ :
$\mathrm{C}_{\mathrm{C}}=\left(\mathrm{V}_{\mathrm{FB}} / \mathrm{V}_{\text {OUT }}\right)\left(\mathrm{R}_{\text {LOAD }} / \mathrm{R}_{\mathrm{CS}}\right)\left(\mathrm{g}_{\mathrm{M}} / 2 \pi \times \mathrm{f}_{\mathrm{C}}\right)(1-\mathrm{D})$
$=(0.8 / 5)(10 / 0.3) \times[135 \mu \mathrm{~S} /(6.28 \times 14 \mathrm{kHz})](2 / 5)$
$=4.1 \mathrm{nF}$
Choose 4.1nF.
Now select $R_{C}$ so transient-droop requirements are met. As an example, if 4\% transient droop is allowed, the input to the error amplifier moves $0.04 \times 0.8 \mathrm{~V}$, or 32 mV . The error-amp output drives $32 \mathrm{mV} \times 135 \mu \mathrm{~S}$, or $4.32 \mu \mathrm{~A}$, across $R_{C}$ to provide transient gain. Since the current-sense transresistance is $0.3 \mathrm{~V} / \mathrm{A}$, the value of $R_{C}$ that allows the required load-step swing is as follows:

$$
\mathrm{R}_{\mathrm{C}}=0.3 \mathrm{I}_{\mathrm{IND}(\mathrm{PK})} / 4.32 \mu \mathrm{~A}
$$

In a step-up DC/DC converter, if $\mathrm{L}_{\text {IDEAL }}$ is used, output current relates to inductor current by:

$$
I_{\operatorname{IND(PK)}}=I_{\text {OUT }} /(1-D)=I_{\text {OUT }} \times V_{\text {OUT }} / V_{\text {IN }}
$$

So, for a 500 mA output load step with $\mathrm{V}_{\mathbb{I}}=2.5 \mathrm{~V}$ and $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ :

$$
\left.R_{C}=[(0.3 \times 0.5 \times 5) / 2)\right] / 4.32 \mu \mathrm{~A}=86.8 \mathrm{k} \Omega
$$

Note that the inductor does not limit the response in this case since it can ramp at $2.5 \mathrm{~V} / 4.7 \mu \mathrm{H}$, or $530 \mathrm{~mA} / \mu \mathrm{s}$.

The output filter capacitor is then chosen so the Cout $\mathrm{R}_{\text {LOAD }}$ pole cancels the $\mathrm{R}_{\mathrm{C}} \mathrm{C}_{\mathrm{C}}$ zero:

$$
\mathrm{C}_{\text {OUT }} \times \mathrm{R}_{\text {LOAD }}=\mathrm{R}_{\mathrm{C}} \times \mathrm{C}_{\mathrm{C}}
$$

For the example:

$$
\mathrm{C}_{\text {OUT }}=86.8 \mathrm{k} \Omega \times 6.8 \mathrm{nF} / 10 \Omega=59 \mu \mathrm{~F}
$$

Choose $59 \mu \mathrm{~F}$ for $\mathrm{C}_{\text {out }}$. If the available $\mathrm{C}_{\text {out }}$ is substantially different from the calculated value, insert the available $\mathrm{C}_{\text {out }}$ value into the above equation and recalculate $\mathrm{R}_{\mathrm{C}}$. Higher substituted $\mathrm{C}_{\text {out }}$ values allow a higher $R_{C}$, which provides higher transient gain and consequently less transient droop.
If the output filter capacitor has significant ESR, a zero occurs at the following:

$$
Z_{\text {ESR }}=1 /\left(2 \pi \times C_{\text {OUT }} \times R_{\text {ESR }}\right)
$$

If $Z_{\text {ESR }}>f_{C}$, it can be ignored, as is typically the case with ceramic output capacitors. If $Z_{\text {ESR }}$ is less than $f_{C}$, it should be cancelled with a pole set by capacitor $\mathrm{C}_{\mathrm{P}}$ connected from $\mathrm{C}_{\mathrm{C}}$ to GND:

$$
C_{P}=C_{\text {OUT }} \times R_{E S R} / R_{C}
$$

If $C_{P}$ is calculated to be $<10 \mathrm{pF}$, it can be omitted.

## Step-Down Component Selection

This section describes component selection for the step-down converter, and for the main converter if used in step-down mode (SUSD = GND).

## Step-Down Inductor

The external components required for the step-down are an inductor, input and output filter capacitors, and compensation RC network.
The SGM2100 step-down converter provides best efficiency with continuous inductor current. A reasonable inductor value ( $\mathrm{L}_{\text {IDEAL }}$ ) can be derived from the following:

$$
L_{\text {I DEAL }}=\left[2\left(\mathrm{~V}_{\text {IN }}\right) \times \mathrm{D}(1-\mathrm{D})\right] / \mathrm{I}_{\text {OUT }} \times \mathrm{f}_{\text {OSC }}
$$

This sets the peak-to-peak inductor current at $1 / 2$ the DC inductor current. D is the duty cycle:

$$
D=V_{\text {OUT }} / V_{\text {IN }}
$$

Given $L_{\text {IDEAL }}$, the peak-to-peak inductor current is 0.5 $\mathrm{l}_{\text {out. }}$ The absolute-peak inductor current is $1.25 \mathrm{l}_{\text {out. }}$ Inductance values smaller than $\mathrm{L}_{\text {IDEAL }}$ can be used to reduce inductor size; however, if much smaller values are used, inductor current rises, and a larger output capacitance may be required to suppress output ripple. Larger values than $L_{\text {IDEAL }}$ can be used to obtain higher output current, but typically with larger inductor size.

## Step-Down Compensation

The relevant characteristics for step-down compensation are as follows:

- Transconductance (from FB to $\mathrm{C}_{\mathrm{C}}$ ), $\mathrm{gm}_{\mathrm{EA}}(135 \mu \mathrm{~S})$
- Step-down slope-compensation pole, $\mathrm{P}_{\text {SLope }}=\mathrm{V}_{\mathrm{IN}}$ /( mL )
- Current-sense amplifier transresistance, $\mathrm{R}_{\mathrm{CS}}$ ( $0.6 \mathrm{~V} / \mathrm{A}$ )
- Feedback-regulation voltage, $\mathrm{V}_{\mathrm{FB}}(0.8 \mathrm{~V})$
- Step-down output voltage, $\mathrm{V}_{\mathrm{SD}}$, in V
- Output-load equivalent resistance, $\mathrm{R}_{\mathrm{LOAD}}$, in $\Omega=\mathrm{V}_{\text {OUT }}$ / I load

The key steps for step-down compensation are as follows:

1) Set the compensation $R_{C}$ to zero to cancel the $R_{\text {LOAD }}$ $\mathrm{C}_{\text {out }}$ pole.
2) Set the loop crossover below the lower of $1 / 5$ the slope compensation pole or $1 / 5$ the switching frequency.

If we assume $\mathrm{V}_{\mathbb{I N}}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}$, and $\mathrm{l}_{\text {OUT }}=350 \mathrm{~mA}$, then $R_{\text {LOAD }}=5.14 \Omega$.

If we select $\mathrm{f}_{\mathrm{Osc}}=500 \mathrm{kHz}$ and $\mathrm{L}=5.6 \mu \mathrm{H}$.
$P_{\text {SLOPE }}=\mathrm{V}_{\mathbb{I N}} /(\pi \mathrm{L})=142 \mathrm{kHz}$, so choose $\mathrm{f}_{\mathrm{C}}=24 \mathrm{kHz}$ and calculate $\mathrm{C}_{\mathrm{C}}$ :
$\mathrm{C}_{\mathrm{C}}=\left(\mathrm{V}_{\mathrm{FB}} / \mathrm{V}_{\text {OUT }}\right)\left(\mathrm{R}_{\text {LOAD }} / \mathrm{R}_{\mathrm{CS}}\right)\left(\mathrm{g}_{\mathrm{M}} / 2 \pi \mathrm{x} \mathrm{f}_{\mathrm{C}}\right)$
$=(0.8 / 1.8)(5.14 / 0.6) \times[135 \mu \mathrm{~S} /(6.28 \times 24 \mathrm{kHz})]$
$=4.1 \mathrm{nF}$
Choose 4.1nF.
Now select $R_{C}$ so transient-droop requirements are met. As an example, if 4\% transient droop is allowed, the input to the error amplifier moves $0.04 \times 0.8 \mathrm{~V}$, or 32 mV . The error-amp output drives $32 \mathrm{mV} \times 135 \mu \mathrm{~S}$, or $4.32 \mu \mathrm{~A}$ across $R_{C}$ to provide transient gain. Since the current-sense transresistance is $0.6 \mathrm{~V} / \mathrm{A}$, the value of $R_{C}$ that allows the required load-step swing is as follows:

$$
\mathrm{R}_{\mathrm{C}}=0.6 \mathrm{I}_{\mathrm{IND}(\mathrm{PK})} / 4.32 \mu \mathrm{~A}
$$

In a step-down DC/DC converter, if $\mathrm{L}_{\text {IDEAL }}$ is used, output current relates to inductor current by the following:

$$
\mathrm{I}_{\mathrm{ND}(\mathrm{PK})}=1.25 \mathrm{I}_{\mathrm{OUT}}
$$

So for a 250 mA output load step with $\mathrm{V}_{\mathbb{I N}}=2.5 \mathrm{~V}$ and $V_{\text {OUT }}=1.8 \mathrm{~V}$ :

$$
R_{C}=(1.25 \times 0.6 \times 0.25) / 4.32 \mu \mathrm{~A}=43.4 \mathrm{k} \Omega
$$

Choose $43.4 \mathrm{k} \Omega$.

SG Micro Limited

Note that the inductor does somewhat limit the response in this case since it ramps at $\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)$ / $5.6 \mu \mathrm{H}$, or $(2.5-1.8) / 5.6 \mu \mathrm{H}=125 \mathrm{~mA} / \mu \mathrm{s}$.
The output filter capacitor is then chosen so the Cout
$R_{\text {LOAD }}$ pole cancels the $R_{C} C_{C}$ zero:

$$
\mathrm{C}_{\text {OUT }} \times \mathrm{R}_{\text {LOAD }}=\mathrm{R}_{\mathrm{C}} \times \mathrm{C}_{\mathrm{C}}
$$

For the example:

$$
\mathrm{C}_{\text {OUT }}=43.4 \mathrm{k} \Omega \times 6.8 \mathrm{nF} / 5.14 \Omega=57.4 \mu \mathrm{~F}
$$

Since ceramic capacitors are common in either $22 \mu \mathrm{~F}$ or $47 \mu \mathrm{~F}$ values, $22 \mu \mathrm{~F}$ is within a factor of two of the ideal value and still provides adequate phase margin for stability. If the output filter capacitor has significant ESR, a zero occurs at the following:

$$
Z_{\text {ESR }}=1 /\left(2 \pi \times C_{\text {OUT }} \times R_{\text {ESR }}\right)
$$

If $Z_{E S R}>f_{C}$, it can be ignored, as is typically the case with ceramic output capacitors. If $Z_{\text {ESR }}<f_{C}$, it should be cancelled with a pole set by capacitor $C_{P}$ connected from $\mathrm{C}_{\mathrm{C}}$ to GND:

$$
C_{P}=C_{\text {OUT }} \times R_{E S R} / R_{C}
$$

If $C_{P}$ is calculated to be $<10 \mathrm{pF}$, it can be omitted.

## AUX Controller Component Selection External MOSFET

All SGM2100 AUX controllers drive external logic- level MOSFETs. Significant MOSFET selection parameters are as follows:

- On-resistance ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ )
- Maximum drain-to-source voltage ( $\mathrm{V}_{\mathrm{DS}(\mathrm{MAX})}$ )
- Total gate charge $\left(\mathrm{Q}_{\mathrm{G}}\right)$
- Reverse transfer capacitance ( $\mathrm{C}_{\mathrm{RSs}}$ )

Use a MOSFET with on-resistance specified with gate drive at or below the main output voltage. The gate charge, $\mathrm{Q}_{\mathrm{G}}$, includes all capacitance associated with charging the gate and helps to predict MOSFET transition time between on and off states. MOSFET power dissipation is a combination of on-resistance and transition losses. The on-resistance loss is as follows:

$$
\mathrm{P}_{\mathrm{RDSON}}=\mathrm{D} \times \mathrm{I}_{\mathrm{L}}^{2} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}
$$

where $D$ is the duty cycle, $I_{L}$ is the average inductor current, and $R_{D S(O N)}$ is MOSFET on-resistance. The transition loss is approximately as follows:

$$
P_{\text {TRANS }}=\left(V_{\text {OUT }} \times I_{L} \times f_{\text {OSC }} \times t_{T}\right) / 3
$$

where $V_{\text {OUt }}$ is the output voltage, $I_{L}$ is the average inductor current, $\mathrm{f}_{\mathrm{Osc}}$ is the switching frequency, and $\mathrm{t}_{\mathrm{T}}$ is the transition time. The transition time is approximately $\mathrm{Q}_{\mathrm{G}} / \mathrm{I}_{\mathrm{G}}$, where $\mathrm{Q}_{\mathrm{G}}$ is the total gate charge, and $\mathrm{I}_{\mathrm{G}}$ is the gate-drive current (0.5A TYP).
The total power dissipation in the MOSFET is as follows:

$$
P_{\text {MOSFET }}=P_{\text {RDSON }}+P_{\text {TRANS }}
$$

## Diode

For most AUX applications, a Schottky diode rectifies the output voltage. Schottky low forward voltage and fast recovery time provide the best performance in most applications. Silicon signal diodes (such as 1N4148) are sometimes adequate in low-current ( <10mA), high-voltage ( $>10 \mathrm{~V}$ ) output circuits where the output voltage is large compared to the diode forward voltage.

## AUX1 and AUX3 Compensation

The auxiliary controllers employ voltage-mode control to regulate their output voltage. Optimum compensation depends on whether the design uses continuous or discontinuous inductor current.

## AUX1 and AUX3 Step-Up, Discontinuous Inductor Current

When the inductor current falls to zero on each switching cycle, it is described as discontinuous. The inductor is not utilized as efficiently as with continuous current, but in light-load applications this often has little negative impact since the coil losses may already be low compared to other losses. A benefit of discontinuous inductor current is more flexible loop compensation, and no maximum duty-cycle restriction on boost ratio.
To ensure discontinuous operation, the inductor must have a sufficiently low inductance to fully discharge on each cycle. This occurs when:

$$
\mathrm{L}<\left[\mathrm{V}_{\text {IN }}{ }^{2}\left(\mathrm{~V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}\right) / \mathrm{V}_{\text {OUT }}{ }^{3}\right]\left[R_{\text {LOAD }} /\left(2 \mathrm{f}_{\text {OSC }}\right)\right]
$$

A discontinuous current boost has a single pole at the following:

$$
\mathrm{f}_{\mathrm{P}}=\left(2 \mathrm{~V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}\right) /\left(2 \pi \times \mathrm{R}_{\text {LOAD }} \times \mathrm{C}_{\text {OUT }} \times \mathrm{V}_{\text {OUT }}\right)
$$

Choose the integrator cap so the unity-gain crossover, $\mathrm{f}_{\mathrm{C}}$, occurs at $\mathrm{f}_{\text {osc }} / 10$ or lower. Note that for many AUX circuits, such as those powering motors, LEDs, or other loads that do not require fast transient response, it is often acceptable to overcompensate by setting $f_{C}$ at $\mathrm{f}_{\text {osc }} / 20$ or lower.

## SGM2100

## Seven-Channel, High Efficiency, DC-DC Power Management Unit

$\mathrm{C}_{\mathrm{C}}$ is then determined by the following:

$$
\begin{aligned}
\mathrm{C}_{\mathrm{C}}= & {\left[2 \mathrm{~V}_{\text {OUT }} \times \mathrm{V}_{\text {IN }} /\left(\left(2 \mathrm{~V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}\right) \times \mathrm{V}_{\text {RAMP }}\right)\right]\left[\mathrm{V}_{\text {OUT }} /\right.} \\
& \left.\left(\mathrm{K}\left(\mathrm{~V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}\right)\right)\right]^{1 / 2}\left[\left(\mathrm{~V}_{\text {FB }} / \mathrm{V}_{\text {OUT }}\right)\left(\mathrm{g}_{\mathrm{M}} /\left(2 \pi \times \mathrm{f}_{\mathrm{C}}\right)\right)\right]
\end{aligned}
$$

where:

$$
K=2 L \times f_{\text {OSC }} / R_{\text {LOAD }}
$$

and $\mathrm{V}_{\text {RAMP }}$ is the internal slope-compensation voltage ramp of 1.25 V .
The $C_{C} R_{C}$ zero is then used to cancel the $f_{P}$ pole, so:

$$
R_{C}=R_{\text {LOAD }} \times C_{\text {OUT }} \times V_{\text {OUT }} /\left[\left(2 V_{\text {OUT }}-V_{\text {IN }}\right) \times C_{C}\right]
$$

## AUX1 and AUX3 Step-Up, Continuous Inductor

## Current

Continuous inductor current can sometimes improve boost efficiency by lowering the ratio between peak inductor current and output current. It does this at the expense of a larger inductance value that requires larger size for a given current rating. With continuous inductor current boost operation, there is a right-half-plane zero, $Z_{R H P}$, at the following:

$$
Z_{R H P}=(1-D)^{2} \times R_{\text {LOAD }} /(2 \pi \times L)
$$

where ( $1-\mathrm{D}$ ) $=\mathrm{V}_{\text {IN }} / \mathrm{V}_{\text {OUT }}$ (in a boost converter). There is a complex pole pair at the following:

$$
\mathrm{f}_{0}=\mathrm{V}_{\text {OUT }} /\left[2 \pi \times \mathrm{V}_{\text {IN }}\left(\mathrm{L} \times \mathrm{C}_{\text {OUT }}\right)^{1 / 2}\right]
$$

If the zero due to the output capacitance and ESR is less than $1 / 10$ the right-half-plane zero:

$$
Z_{\text {COUT }}=1 /\left(2 \pi \times C_{\text {OUT }} \times R_{\text {ESR }}\right)<Z_{\text {RHP }} / 10
$$

Then choose $C_{C}$ so the crossover frequency $f_{C}$ occurs at $Z_{\text {cout }}$. The ESR zero provides a phase boost at crossover:

$$
\mathrm{C}_{\mathrm{C}}=\left(\mathrm{V}_{\text {IN }} / \mathrm{V}_{\text {RAMP }}\right)\left(\mathrm{V}_{\text {FB }} / \mathrm{V}_{\text {OUT }}\right)\left[\mathrm{g}_{\mathrm{M}} /\left(2 \pi \times \mathrm{Z}_{\text {COUT }}\right)\right]
$$

Choose $R_{C}$ to place the integrator zero, $1 /\left(2 \pi \times R_{C} x\right.$ $\mathrm{C}_{\mathrm{C}}$ ), at $\mathrm{f}_{0}$ to cancel one of the pole pairs:

$$
R_{C}=V_{\text {IN }}\left(L \times C_{\text {OUT }}\right)^{1 / 2} /\left(V_{\text {OUT }} \times C_{C}\right)
$$

If $Z_{\text {COUt }}$ is not less than $Z_{\text {RHP }} / 10$ (as is typical with ceramic output capacitors) and continuous conduction is required, then cross the loop over before $Z_{R H P}$ and $f_{0}$ :

$$
\mathrm{f}_{\mathrm{C}}<\mathrm{f}_{0} / 10, \text { and } \mathrm{f}_{\mathrm{C}}<\mathrm{Z}_{\mathrm{RHP}} / 10
$$

In that case:

$$
C_{C}=\left(V_{\text {IN }} / V_{\text {RAMP }}\right)\left(V_{F B} / V_{\text {OUT }}\right)\left(g_{M} /\left(2 \pi \times f_{C}\right)\right)
$$

Place:
$1 /\left(2 \pi \times R_{C} \times C_{C}\right)=1 /\left(2 \pi \times R_{\text {LOAD }} \times C_{\text {OUT }}\right)$, so that

$$
R_{C}=R_{\text {LOAD }} \times C_{\text {OUT }} / C_{C}
$$

Or, reduce the inductor value for discontinuous operation.

## Compensation of AUX2 Inverter in Discontinuous Inductor Current

If the load current is very low ( 540 mA ), discontinuous current is preferred for simple loop compensation and freedom from duty-cycle restrictions on the inverter input-output ratio. To ensure discontinuous operation, the inductor must have a sufficiently low inductance to fully discharge on each cycle. This occurs when:

$$
\mathrm{L}<\left[\mathrm{V}_{\text {IN }} /\left(\left|\mathrm{V}_{\mathrm{OUT}}\right|+\mathrm{V}_{\text {IN }}\right)\right]^{2} \mathrm{R}_{\text {LOAD }} /\left(2 \mathrm{f}_{\mathrm{OSC}}\right)
$$

A discontinuous current inverter has a single pole at the following:

$$
f_{P}=2 /\left(2 \pi \times R_{\text {LOAD }} \times C_{\text {OUT }}\right)
$$

Choose the integrator cap so the unity-gain crossover, $f_{C}$, occurs at $f_{\text {osc }} / 10$ or lower. Note that for many AUX circuits that do not require fast transient response, it is often acceptable to overcompensate by setting $f_{C}$ at fosc / 20 or lower.
$\mathrm{C}_{\mathrm{C}}$ is then determined by the following:

$$
\begin{gathered}
\mathrm{C}_{\mathrm{C}}=\left[\mathrm{V}_{\text {IN }} /\left(\mathrm{K}^{1 / 2} \times \mathrm{V}_{\text {RAMP }}\right)\right]\left[\mathrm{V}_{\text {REF }} /\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{REF}}\right)\right] \\
{\left[\mathrm{g}_{\mathrm{M}} /\left(2 \pi \times \mathrm{f}_{\mathrm{C}}\right)\right]}
\end{gathered}
$$

where $K=2 L \times f_{\text {OSC }} / R_{\text {LOAD }}$, and $V_{\text {RAMP }}$ is the internal slope-compensation voltage ramp of 1.25 V .
The $C_{C} R_{C}$ zero is then used to cancel the $f_{P}$ pole, so:

$$
R_{C}=\left(R_{\text {LOAD }} \times C_{\text {OUT }}\right) /\left(2 \mathrm{C}_{\mathrm{C}}\right)
$$

## Compensation of AUX2 Inverter in Continuous Inductor Current

Continuous inductor current may be more suitable for larger load currents ( 50 mA or more). It improves efficiency by lowering the ratio between peak inductor current and output current. It does this at the expense of a larger inductance value that requires larger size for a given current rating. With continuous inductor-current inverter operation, there is a right-half-plane zero, $\mathrm{Z}_{\mathrm{RHP}}$, at:

$$
Z_{R H P}=\left[(1-D)^{2} / D\right] \times R_{\text {LOAD }} /(2 \pi \times L)
$$

where $\mathrm{D}=\left|\mathrm{V}_{\text {OUT }}\right| /\left(\left|\mathrm{V}_{\text {OUT }}\right|+\mathrm{V}_{\text {IN }}\right)$ (in an inverter). There is a complex pole pair at:

$$
f_{0}=(1-D) /\left(2 \pi(L \times C)^{1 / 2}\right)
$$

If the zero due to the output-capacitor capacitance and ESR is less than $1 / 10$ the right-half-plane zero:

$$
Z_{\text {COUT }}=1 /\left(2 \pi \times C_{\text {OUT }} \times R_{\text {ESR }}\right)<Z_{\text {RHP }} / 10
$$

Then choose $C_{C}$ such that the crossover frequency $f_{C}$ occurs at $Z_{\text {cout }}$. The ESR zero provides a phase boost at crossover:

$$
\begin{gathered}
\mathrm{C}_{\mathrm{C}}=\left(\mathrm{V}_{\text {IN }} / \mathrm{V}_{\text {RAMP }}\right)\left[\mathrm{V}_{\text {REF }} /\left(\mathrm{V}_{\text {REF }}+\mid \mathrm{V}_{\text {OUT }}\right)\right] \\
{\left[\mathrm{g}_{\mathrm{M}} /\left(2 \pi \times \mathrm{Z}_{\text {COUT }}\right)\right]}
\end{gathered}
$$

Choose $R_{C}$ to place the integrator zero, $1 /\left(2 \pi \times R_{C} \times\right.$ $C_{C}$ ), at $f_{0}$ to cancel one of the pole pairs:

$$
\mathrm{R}_{\mathrm{C}}=\left(\mathrm{L} \times \mathrm{C}_{\mathrm{OUT}}\right)^{1 / 2} /\left[(1-\mathrm{D}) \times \mathrm{C}_{\mathrm{C}}\right]
$$

If $Z_{\text {COUT }}$ is not less than $Z_{\text {RHP }} / 10$ (as is typical with ceramic output capacitors) and continuous conduction is required, then cross the loop over before $Z_{R H P}$ and $f_{0}$ :

$$
\mathrm{f}_{\mathrm{C}}<\mathrm{f}_{0} / 10, \text { and } \mathrm{f}_{\mathrm{C}}<\mathrm{Z}_{\mathrm{RHP}} / 10
$$

In that case:

$$
C_{C}=\left(V_{\text {IN }} / V_{\text {RAMP }}\right)\left[V_{\text {REF }} /\left(V_{R E F}+\left|V_{\text {OUT }}\right|\right)\right]\left[g_{M} /\left(2 \pi x f_{C}\right)\right]
$$

Place:
$1 /\left(2 \pi \times R_{C} \times C_{C}\right)=1 /\left(2 \pi \times R_{\text {LOAD }} \times C_{\text {OUt }}\right)$, so that

$$
R_{C}=R_{\text {LOAD }} \times C_{\text {OUT }} / C_{C}
$$

Or, reduce the inductor value for discontinuous operation.

## APPLICATIONS INFORMATION

## Typical Operating Circuits

Figures 1, 2 and 3 show connections for AA and Li+ battery arrangements. Figures $7-13$ show various connections for the AUX1, 2, 3 and 4 controllers. Figures 15,16 , and 17 show various connections for the $\overline{\text { SDOK }}, \overline{\text { AUX1OK }}$, and SCF outputs.

## Figure 1. Typical Operating Circuit for One Li+ Cell

In this connection, the main converter is operated as a step-down (SUSD = GND) and is powered from PVSU. This provides boost-buck operation for the main 3.3 V output, so a regulated output is maintained over the Li+ 2.8 V to 4.2 V cell voltage range. The compound efficiency from the battery to the 3.3 V output reaches 90\%.
The step-down 1.8 V (core) output is powered directly from $V_{\text {BATT }}$.
The CCD and LCD voltages are generated with a transformerless design. AUX1 generates +15 V for CCD positive and LCD bias. AUX2 inverter generates -8 V for negative CCD bias. The AUX3 controller generates a regulated current for a series network of four white LEDs that backlight the LCD.

Figure 2. Typical Operating Circuit for 2 AA Cells Figure 2 is optimized for 2-cell AA inputs ( 1.5 V to 3.4 V ) by connecting the step-down input (PVSD) to the main output (PVM). The main 3.3 V output operates directly from the battery as a step-up (SUSD = PVSU). The 1.8 V core output now operates as a boost-buck with efficiency up to $90 \%$. The rest of the circuit is unchanged from Figure 1.

Figure 3. Typical Operating Circuit for 2 AA Cells and 1-Cell Li+
The SGM2100 can also allow either 1-cell Li+ or 2 AA cells to power the same design. If the step-down and main inputs are both connected to PVSU, then both the 3.3 V and 1.8 V outputs operate as buck-boost converters. There is an efficiency penalty compared to stepping down VSD directly from the battery, but that is not possible with a 1.5 V input. Furthermore, the cascaded boost-buck efficiency compares favorably with other boost-buck techniques.

## LED, LCD, and Other Boost Applications

Any AUX channel can be used for a wide variety of step-up applications. These include generating 5 V or
some other voltage for motor or actuator drive, generating 15 V or a similar voltage for LCD bias, or generating a step-up current source to efficiently drive a series array of white LEDs to display backlighting. Figures 7 and 8 show examples of these applications.

## Multiple-Output Flyback Circuits

Some applications require multiple voltages from a single converter channel. This is often the case when generating voltages for CCD bias or LCD power. Figure 9 shows a two-output flyback configuration with an AUX channel. The controller drives an external MOSFET that switches the transformer primary. Two transformer secondaries generate the output voltages. Only one positive output voltage can be fed back, so the other voltages are set by the turns-ratio of the transformer secondaries. The load stability of the other secondary voltages depends on transformer leakage inductance and winding resistance. Voltage regulation is best when the load on the secondary that is not fed back is small compared to the load on the one that is fed back. Regulation also improves if the load-current range is limited. Consult the transformer manufacturer for the proper design for a given application.

## Transformerless Inverter for Negative CCD Bias (AUX2)

AUX2 is set up to drive an external P-channel MOSFET in an inverting configuration. DL2 drives low to turn on the MOSFET, and FB2 has inverted polarity and a 0 V threshold. This is useful for generating negative CCD bias without a transformer, particularly with high pixel-count cameras that have a greater negative CCD load current. Figure 1 shows an example circuit.

## Boost with Charge Pump for Positive and Negative Outputs

Another method of producing bipolar output voltages without a transformer is with an AUX controller and a charge-pump circuit, as shown in Figure 11. When MOSFET Q1 turns off, the voltage at its drain rises to supply current to $\mathrm{V}_{\text {OUT+. }}$. At the same time, C 1 charges to the voltage $\mathrm{V}_{\text {out+ }}$ through D1. When the MOSFET turns on, C1 discharges through D3, thereby charging C3 to $V_{\text {Out }}$ minus the drop across D3 to create roughly the same voltage as $\mathrm{V}_{\text {OUT+ }}$ at $\mathrm{V}_{\text {OUT }}$, but with inverted polarity.

If different magnitudes are required for the positive and negative voltages, a linear regulator can be used at one of the outputs to achieve the desired voltages. One such connection is shown in Figure 12. This circuit is somewhat unique in that a positive-output linear regulator can regulate a negative voltage output. It does this by controlling the charge current flowing to the flying capacitor rather than directly regulating at the output.

## SEPIC Boost-Buck

The SGM2100s' internal switch step-up, main, and step-down converters can be cascaded to make a high-efficiency boost-buck converter, but it is sometimes desirable to build a second boost-buck converter with an AUX_controller.
One type of step-up/step-down converter is the SEPIC, shown in Figure 13. Inductors L1 and L2 can be separate inductors or can be wound on a single core and coupled like a transformer. Typically, a coupled inductor improves efficiency since some power is transferred through the coupling so less power passes through the coupling capacitor (C2). Likewise, C2 should have low ESR to improve efficiency. The ripple-current rating must be greater than the larger of the input and output currents. The MOSFET (Q1) drain-source voltage rating and the rectifier (D1) reverse-voltage rating must exceed the sum of the input and output voltages. Other types of step-up/step-down circuits are a flyback converter and a step-up converter followed by a linear regulator.

## Applications for Status Outputs

The SGM2100 have four status outputs: $\overline{\text { SDOK }}, \overline{\text { AUX1OK }}, \overline{\text { AUX4OK }}$ and SCF. These monitor the output of the step-down channel, the AUX1 channel, and the status of the overload-short-circuit protection. Each output is open drain to allow the greatest flexibility. Figures 15, 16, and 17 show some possible connections for these outputs.

## Using $\overline{\text { SDOK }}$, and $\overline{A U X 1 O K}$ for Power Sequencing

 $\overline{\text { SDOK }}$ goes low when the step-down reaches regulation. Some microcontrollers with low-voltage cores require that the high-voltage (3.3V) I/O rail not be powered up until the core has a valid supply. The circuit in Figure 15 accomplishes this by driving the gate of a PFET connected between the 3.3 V output and the processor I/O supply. Figure 16 shows a similar application where $\overline{\text { AUX10K }}$ gates 5 V power to the CCD only after the +15 V output is in regulation. Alternately, power sequencing can also be implemented by connecting RC networks to delay the appropriate converter ON_inputs.
## Using SCF for Full-Load Startup

The SCF output goes low only after the step-up reaches regulation. It can be used to drive a P-channel MOSFET switch that turns off the load of a selected supply in the event of an overload. Or, it can remove the load until the supply reaches regulation, effectively allowing fullload start-up. Figure 17 shows such a connection for the step-up output.

## Designing a PC Board

Good PC board layout is important to achieve optimal performance from the SGM2100. Poor design can cause excessive conducted and/or radiated noise. Conductors carrying discontinuous currents and any high-current path should be made as short and wide as possible. A separate low-noise ground plane containing the reference and signal grounds should connect to the power-ground plane at only one point to minimize the effects of power-ground currents. Typically, the ground planes are best joined right at the IC.
Keep the voltage-feedback network very close to the IC, preferably within $0.2 \mathrm{in}(5 \mathrm{~mm})$ of the FB_ pin. Nodes with high $\mathrm{dV} / \mathrm{dt}$ (switching nodes) should be kept as small as possible and should be routed away from high-impedance nodes such as FB_. Refer to the SGM2100 EV kit data sheet for a full PC board example.

## PACKAGE OUTLINE DIMENSIONS

## TQFN-48 (7mm $\times 7 \mathrm{~mm}$ )



TOP VIEW


BOTTOM VIEW


| Symbol | Dimensions <br> In Millimeters |  | Dimensions <br> In Inches |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 0.700 | 0.800 | 0.028 | 0.031 |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 |
| A2 | 0.203 REF |  | 0.008 REF |  |
| D | 6.900 | 7.100 | 0.272 | 0.280 |
| D1 | 5.300 | 5.500 | 0.209 | 0.217 |
| E | 6.900 | 7.100 | 0.272 | 0.280 |
| E1 | 5.300 | 5.500 | 0.209 | 0.217 |
| k | $0.200 ~ M I N$ |  | 0.008 MIN |  |
| b | 0.180 | 0.300 | 0.007 | 0.012 |
| e | 0.500 TYP |  | 0.020 TYP |  |
| L | 0.350 | 0.550 | 0.014 | 0.022 |

SGMICRO is dedicated to provide high quality and high performance analog IC products to customers. All SGMICRO products meet the highest industry standards with strict and comprehensive test and quality control systems to achieve world-class consistency and reliability.

For information regarding SGMICRO Corporation and its products, see www.sg-micro.com

