
STGIPL14K60



SLLIMM™ (small low-loss intelligent molded module) IPM, 3-phase inverter, 15 A, 600 V short-circuit rugged IGBT

Datasheet - production data



Features

- IPM 15 A, 600 V 3-phase IGBT inverter bridge including control ICs for gate driving and freewheeling diodes
- · Short-circuit rugged IGBTs
- V_{CE(sat)} negative temperature coefficient
- 3.3 V, 5 V, 15 V CMOS/TTL inputs comparators with hysteresis and pull down/pull up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Smart shut down function
- Comparators for fault protection against overtemperature and overcurrent
- Op amps for advanced current sensing
- DBC substrate leading to low thermal resistance
- Isolation rating of 2500 V_{rms}/min

• 5 kΩ NTC for temperature control

• UL Recognized: UL1557 file E81734

Applications

- 3-phase inverters for motor drives
- Home appliances, such as washing machines, refrigerators, air conditioners and sewing machines

Description

This intelligent power module provides a compact, high performance AC motor drive in a simple, rugged design. Combining ST proprietary control ICs with the most advanced short-circuitrugged IGBT system technology, this device is ideal for 3-phase inverters in applications such as home appliances and air conditioners. SLLIMM™ is a trademark of STMicroelectronics.

Table 1. Device summary

Order code	Marking	Package	Packaging
STGIPL14K60	GIPL14K60	SDIP-38L	Tube

Contents STGIPL14K60

Contents

1	Inter	nal block diagram and pin configuration	. 3
2	Elec	trical ratings	. 6
	2.1	Absolute maximum ratings	. 6
	2.2	Thermal data	. 7
3	Elec	trical characteristics	. 8
	3.1	Control part	10
		3.1.1 NTC thermistor	. 13
	3.2	Waveforms definitions	14
4	Sma	rt shutdown function	15
5	App	lications information	17
	5.1	Recommendations	18
6	Pack	rage information	19
7	Revi	sion history	23

1 Internal block diagram and pin configuration




Figure 1. Internal block diagram


Table 2. Pin description

Pin	Symbol	Description
1	OUT _U	High side reference output for U phase
2	V _{boot U}	Bootstrap voltage for U phase
3	LIN _U	Low side logic input for U phase
4	HIN _U	High side logic input for U phase
5	OP- _U	Op amp inverting input for U phase
6	OP _{OUT U}	Op amp output for U phase
7	OP+ _U	Op amp non inverting input for U phase
8	CIN _U	Comparator input for U phase
9	OUT _V	High side reference output for V phase
10	V _{boot V}	Bootstrap voltage for V phase
11	LIN _V	Low side logic input for V phase
12	HIN_V	High side logic input for V phase
13	OP- _V	Op amp inverting input for V phase
14	OP _{OUT V}	Op amp output for V phase
15	OP+ _V	Op amp non inverting input for V phase
16	CIN _V	Comparator input for V phase
17	OUT _W	High side reference output for W phase
18	V _{boot W}	Bootstrap voltage for W phase
19	LIN _W	Low side logic input for W phase
20	HIN _W	High side logic input for W phase
21	OP-W	Op amp inverting input for W phase
22	OP _{OUT W}	Op amp output for W phase
23	OP+ _W	Op amp non inverting input for W phase
24	CIN _W	Comparator input for W phase
25	V _{CC}	Low voltage power supply
26	SD / OD	Shut down logic input (active low) / open drain (comparator output)
27	GND	Ground
28	T ₂	NTC thermistor terminal 2
29	T ₁	NTC thermistor terminal 1
30	N _W	Negative DC input for W phase
31	W	W phase output
32	Р	Positive DC input
33	N _V	Negative DC input for V phase
34	V	V phase output

Table 2. Pin description (continued)

Pin	Symbol	Description
35	Р	Positive DC input
36	N _U	Negative DC input for U phase
37	U	U phase output
38	Р	Positive DC input

Figure 2. Pin layout (bottom view)



Electrical ratings STGIPL14K60

2 Electrical ratings

2.1 Absolute maximum ratings

Table 3. Inverter part

Symbol	Parameter	Value	Unit
V _{PN}	Supply voltage applied between P-N $_{\rm U}$, N $_{\rm V}$, N $_{\rm W}$	450	V
V _{PN(surge)}	Supply voltage (surge) applied between P-N $_{\rm U}$, N $_{\rm V}$, N $_{\rm W}$	500	V
V _{CES}	Each IGBT collector emitter voltage (V _{IN} ⁽¹⁾ = 0)	600	V
± I _C ⁽²⁾	Each IGBT continuous collector current at T _C = 25°C	15	А
± I _{CP} ⁽³⁾	Each IGBT pulsed collector current	30	Α
P _{TOT}	Each IGBT total dissipation at T _C = 25°C	44	W
t _{scw}	Short circuit withstand time, $V_{CE} = 0.5 V_{(BR)CES}$ $T_j = 125 ^{\circ}C$, $V_{CC} = V_{boot} = 15 V$, $V_{IN} ^{(1)} = 0 \div 5 V$	5	μs

^{1.} Applied between HIN_i , $\overline{LIN_i}$ and GND for i = U, V, W

$$I_{C}(T_{C}) = \frac{T_{j(max)} - T_{C}}{R_{thj-c} \times V_{CE(sat)(max)}(T_{j(max)}, I_{C}(T_{C}))}$$

3. Pulse width limited by max junction temperature

Table 4. Control part

Symbol	Parameter	Min.	Max.	Unit
V _{OUT}	Output voltage applied between OUT _U , OUT _V , OUT _W - GND	V _{boot} - 21	V _{boot} + 0.3	V
V _{CC}	Low voltage power supply	- 0.3	21	V
V _{CIN}	Comparator input voltage	- 0.3	V _{CC} + 0.3	V
V _{op+}	OPAMP non-inverting input	- 0.3	V _{CC} + 0.3	V
V _{op-}	OPAMP inverting input	- 0.3	V _{CC} + 0.3	V
V _{boot}	Bootstrap voltage	- 0.3	620	V
V _{IN}	Logic input voltage applied between HIN, $\overline{\text{LIN}}$ and GND	- 0.3	15	V
V _{SD/OD}	Open drain voltage	- 0.3	15	V
dV _{OUT} /dt	Allowed output slew rate		50	V/ns

^{2.} Calculated according to the iterative formula:

STGIPL14K60 Electrical ratings

Table 5. Total system

Symbol	Parameter	Value	Unit
V _{ISO}	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, t = 60sec.)	2500	V
T _j	Power chips operating junction temperature	-40 to 150	°C
T _C	Module case operation temperature	-40 to 125	°C

2.2 Thermal data

Table 6. Thermal data

Symbol	Parameter	Value	Unit
R _{th(j-c)}	Thermal resistance junction-case single IGBT	2.8	°C/W
'`tn(j-c)	Thermal resistance junction-case single diode	5	°C/W

3 Electrical characteristics

 $T_i = 25$ °C unless otherwise specified.

Table 7. Inverter part

Symbol	Parameter	Test condition		Value		- Unit - V - μA - V - ns
Symbol	Farameter	rest condition	Min.	Тур.	Max.	Onit
Varia	Collector-emitter	$V_{CC} = V_{Boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \div 5 \text{ V},$ $I_{C} = 7 \text{ A}$	-	2.1	2.5	V
V _{CE(sat)}	saturation voltage	$V_{CC} = V_{Boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \div 5 \text{ V},$ $I_{C} = 7 \text{ A}, T_{j} = 125 \text{ °C}$	-	1.8		V
I _{CES}	Collector-cut off current (V _{IN} ⁽¹⁾ =0 "logic state")	$V_{CE} = 550 \text{ V}$ $V_{CC} = V_{boot} = 15 \text{ V}$	-		150	μА
V _F	Diode forward voltage	$V_{IN}^{(1)} = 0$ "logic state", $I_C = 7$ A	-		2.1	V
Inductive	load switching time and	energy				
t _{on}	Turn-on time		-	270		
t _{c(on)}	Crossover time (on)	N	-	130		
t _{off}	Turn-off time	$V_{DD} = 300 \text{ V},$ $V_{CC} = V_{boot} = 15 \text{ V},$	-	320		ns
t _{c(off)}	Crossover time (off)	$V_{IN}^{(1)} = 0 \div 5 V,$	-	110		
t _{rr}	Reverse recovery time	I _C = 7 A (see <i>Figure 3</i>)	-	130		
E _{on}	Turn-on switching losses	(555 : 1341 5)	-	150		1
E _{off}	Turn-off switching losses		-	90		μJ

^{1.} Applied between $HIN_i \overline{LIN_i}$ and GND for i = U, V, W (\overline{LIN} inputs are active-low).

Note: t_{on} and t_{off} include the propagation delay time of the internal drive. $t_{C(ON)}$ and $t_{C(OFF)}$ are the switching time of IGBT itself under the internally given gate driving condition.




Figure 3. Switching time test circuit






Figure 4 "Switching time definition" refers to HIN inputs (active high). For $\overline{\text{LIN}}$ inputs (active low), V_{IN} polarity must be inverted for turn-on and turn-off.

3.1 Control part

Table 8. Low voltage power supply ($V_{CC} = 15 \text{ V}$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{cc_hys}	V _{cc} UV hysteresis		1.2	1.5	1.8	V
V _{cc_thON}	V _{cc} UV turn ON threshold		11.5	12	12.5	V
V _{cc_thOFF}	V _{cc} UV turn OFF threshold		10	10.5	11	V
I _{qccu}	Undervoltage quiescent supply current	$\frac{V_{CC} = 10 \text{ V}}{\text{SD/OD} = 5 \text{ V}; \overline{\text{LIN}} = 5 \text{ V};}$ $\text{HIN} = 0, \text{CIN} = 0$			450	μΑ
I _{qcc}	Quiescent current	$\frac{V_{CC} = 15 \text{ V}}{\text{SD/OD} = 5 \text{ V}; \overline{\text{LIN}} = 5 \text{ V}}$ $\text{HIN} = 0, \text{CIN} = 0$			3.5	mA
V _{ref}	Internal comparator (CIN) reference voltage		0.5	0.54	0.58	V

Table 9. Bootstrapped voltage ($V_{CC} = 15 \text{ V}$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{BS_hys}	V _{BS} UV hysteresis		1.2	1.5	1.8	V
V _{BS_thON}	V _{BS} UV turn ON threshold		11.1	11.5	12.1	V
V _{BS_thOFF}	V _{BS} UV turn OFF threshold		9.8	10	10.6	V
I _{QBSU}	Undervoltage V _{BS} quiescent current	V_{BS} < 9 V \overline{SD} /OD = 5 V; \overline{LIN} and \overline{HIN} = 5 V; \overline{CIN} = 0		70	110	μΑ
I _{QBS}	V _{BS} quiescent current	$V_{BS} = 15 \text{ V}$ $\overline{\text{SD}}/\text{OD} = 5 \text{ V}; \overline{\text{LIN}} \text{ and}$ $\overline{\text{HIN}} = 5 \text{ V}; \overline{\text{CIN}} = 0$		200	300	μΑ
R _{DS(on)}	Bootstrap driver on resistance	LVG ON		120		Ω

Table 10. Logic inputs ($V_{CC} = 15 \text{ V}$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{il}	Low logic level voltage		0.8		1.1	V
V _{ih}	High logic level voltage		1.9		2.25	V
I _{HINh}	HIN logic "1" input bias current	HIN = 15 V	110	175	260	μΑ
I _{HINI}	HIN logic "0" input bias current	HIN = 0 V			1	μΑ
I _{LINI}	LIN logic "1" input bias current	LIN = 0 V	3	6	20	μΑ
I _{LINh}	LIN logic "0" input bias current	<u>LIN</u> = 15 V			1	μΑ
I _{SDh}	SD logic "0" input bias current	SD = 15 V	30	120	300	μΑ
I _{SDI}	SD logic "1" input bias current	<u>SD</u> = 0 V			3	μΑ
Dt	Dead time	see Figure 9		600		ns

Table 11. OPAMP characteristics (V_{CC} = 15 V unless otherwise specified)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{io}	Input offset voltage	$V_{ic} = 0 \text{ V}, V_{o} = 7.5 \text{ V}$			6	mV
I _{io}	Input offset current	V 0VV 75V		4	40	nA
I _{ib}	Input bias current (1)	$V_{ic} = 0 \text{ V}, V_o = 7.5 \text{ V}$		100	200	nA
V _{icm}	Input common mode voltage range		0			V
V _{OL}	Low level output voltage	$R_L = 10 \text{ k}\Omega \text{ to } V_{CC}$		75	150	mV
V _{OH}	High level output voltage	$R_L = 10 \text{ k}\Omega \text{ to GND}$	14	14.7		V
	Outrot shout size it surrent	Source, V _{id} = +1; V _o = 0 V	16	30		mA
l _o	Output short circuit current	$Sink, V_{id} = -1; V_o = V_{CC}$	50	80		mA
SR	Slew rate	$V_i = 1 \div 4 \text{ V; } C_L = 100 \text{ pF;}$ unity gain	2.5	3.8		V/μs
GBWP	Gain bandwidth product	V _o = 7.5 V	8	12		MHz
A _{vd}	Large signal voltage gain	$R_L = 2 k\Omega$	70	85		dB
SVR	Supply voltage rejection ratio	vs. V _{CC}	60	75		dB
CMRR	Common mode rejection ratio		55	70		dB

^{1.} The direction of input current is out of the IC.

Table 12. Sense comparator characteristics (V_{CC} = 15 V unless otherwise specified)


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{ib(i)}	Input bias current	V _{CIN(i)} =1 V, i= U, V o W	-		3	μA
V _{ol}	Open-drain low-level output voltage	I _{od} = 3 mA	-		0.5	V
t _{d_comp}	Comparator delay	SD/OD pulled to 5 V through 100 kΩ resistor	-	90	130	ns
SR	Slew rate	$C_L = 180 \text{ pF}; R_{pu} = 5 \text{ k}\Omega$	-	60		V/µsec
t _{sd}	Shut down to high / low side driver propagation delay	$V_{OUT} = 0$, $V_{boot} = V_{CC}$, $V_{IN} = 0$ to 3.3 V	50	125	200	
t _{isd}	Comparator triggering to high / low side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CIN _i	50	200	250	ns

Table 13. Truth table

Condition	Logic input (V _I)			Output		
Condition	SD/OD	LIN	HIN	LVG	HVG	
Shutdown enable half-bridge 3-state	L	×	×	L	L	
Interlocking half-bridge 3-state	Н	L	Н	L	L	
0 ''logic state" half-bridge 3-state	Н	Н	L	L	L	
1 "logic state" low side direct driving	Н	L	L	Н	L	
1 "logic state" high side direct driving	Н	Н	Н	L	Н	

Note: X: don't care

Figure 5. Maximum $I_{C(RMS)}$ current vs. switching frequency f_{sine} Figure 6. Maximum $I_{C(RMS)}$ current vs. f_{sine} frequency f_{sine}



1. Simulated curves refer to typical IGBT parameters and maximum $R_{\mbox{\scriptsize thj-c.}}$

3.1.1 NTC thermistor

Table 14. NTC thermistor

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit.
R ₂₅	Resistance	T = 25°C		5		kΩ
R ₁₂₅	Resistance	T = 125°C		300		Ω
В	B-constant	T = 25°C to 85°C		3340		K
Т	Operating temperature		-40		125	ç


Equation 1: resistance variation vs. temperature

$$R(T) \ = \ R_{25} \cdot e^{B\left(\frac{1}{T} - \frac{1}{298}\right)}$$

Where T are temperatures in Kelvin.

Figure 7. NTC resistance vs. temperature

Figure 8. NTC resistance vs. temperature zoom



3.2 Waveforms definitions





Figure 9. Dead time and interlocking waveforms definitions

4 Smart shutdown function

The STGIPL14K60 integrates a comparator for fault sensing purposes. The comparator has an internal voltage reference V_{RFF} connected to the inverting input, while the non-inverting input, available on pin (CIN), can be connected to an external shunt resistor in order to implement a simple over-current protection function. When the comparator triggers, the device is set in shutdown state and both its outputs are set to low-level leading the halfbridge in tri-state. In the common overcurrent protection architectures the comparator output is usually connected to the shutdown input through a RC network, in order to provide a mono-stable circuit, which implements a protection time that follows the fault condition. Our smart shutdown architecture allows to immediately turn-off the output gate driver in case of overcurrent, the fault signal has a preferential path which directly switches off the outputs. The time delay between the fault and the outputs turn-off is no more dependent on the RC values of the external network connected to the shutdown pin. At the same time the DMOS connected to the open-drain output (pin SD/OD) is turned on by the internal logic which holds it on until the shutdown voltage is lower than the logic input lower threshold (Vil). Finally, the smart shutdown function provides the possibility to increase the real disable time without increasing the constant time of the external RC network.



Smart shutdown function STGIPL14K60



Please refer to *Table 12* for internal propagation delay time details.

5 Applications information

Rsv CONTROLLER

Figure 11. Typical application circuit

5.1 Recommendations

- Input signal HIN is active high logic. A $85k\Omega$ (typ.) pull down resistor is built-in for each high side input. If an external RC filter is used, for noise immunity, pay attention to the variation of the input signal level.
- Input signal LIN is active low logic. A 720 k Ω (typ.) pull-up resistor, connected to an internal 5 V regulator through a diode, is built-in for each low side input.
- To prevent the input signals oscillation, the wiring of each input should be as short as possible.
- By integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler is possible.
- Each capacitor should be located as nearby the pins of IPM as possible.
- Low inductance shunt resistors should be used for phase leg current sensing.
- Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.
- The SD/OD signal should be pulled up to 5 V / 3.3 V with an external resistor (see Section 4: Smart shutdown function for detailed info).

Table 15. Recommended operating conditions

Symbol	Parameter	Conditions	Value			Unit
	Farameter	Conditions	Min.	Тур.	Max.	J.III
V_{PN}	Supply Voltage	Applied between P-Nu, Nv, Nw		300	400	V
V _{CC}	Control supply voltage	Applied between V _{CC} -GND	13.5	15	18	V
V _{BS}	High side bias voltage	Applied between V_{BOOTi} -OUT _i for $i = U, V, W$	13		18	V
t _{dead}	Blanking time to prevent Arm-short	For each input signal	1			μs
f _{PWM}	PWM input signal	-40°C < T _c < 100°C -40°C < T _j < 125°C			20	kHz
T _C	Case operation temperature				100	°C

Note: For further details refer to AN3338.

STGIPL14K60 Package information

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Please refer to dedicated technical note TN0107 for mounting instructions.

Table 16. SDIP-38L mechanical data

Dimensions	mm.					
Dimensions	Min.	Тур.	Max.			
A	49.10	49.60	50.10			
A1	1.10	1.30	1.50			
A2	1.40	1.60	1.80			
A3	44.10	44.60	45.10			
В	24.00	24.50	25.00			
B1	11.25	11.85	12.45			
B2	27.10	27.60	28.10			
В3	28.60	29.10	29.60			
С	5.00	5.40	6.00			
C1	6.50	7.00	7.50			
C2	10.35	10.85	11.35			
е	1.10	1.30	1.50			
e1	3.20	3.40	3.60			
e2	5.80	6.00	6.20			
e3	4.60	4.80	5.00			
e4	5.60	5.80	6.00			
e5	6.30	6.50	6.70			
e6	4.50	4.70	4.90			
D		38.10				
D1		5.75				
E		11.80				
E1		2.15				
F	0.85	1.00	1.15			
F1	0.35	0.50	0.65			
R	1.55	1.75	1.95			
Т	0.45	0.55	0.65			
V	0°		6°			

Package information STGIPL14K60




Figure 12. SDIP-38L drawing dimensions

STGIPL14K60 Package information




Figure 13. SDIP-38L shipping tube type A (dimensions are in mm.)

Package information STGIPL14K60




Figure 14. SDIP-38L shipping tube type B (dimensions are in mm.)

STGIPL14K60 Revision history

7 Revision history

Table 17. Document revision history

Date	Revision	Changes
16-Apr-2009	1	Initial release
29-Mar-2010	2	Inserted Figure 5, Figure 6 and Section 4: Smart shutdown function. Updated Section 3.1: Control part and package mechanical data, Section 6. Minor text changes to improve readability.
14-Jun-2010	3	Document status promoted from preliminary data to datasheet. Updated Table 7: Inverter part, Figure 5: Maximum IC(RMS) current vs. switching frequency and Figure 6: Maximum IC(RMS) current vs. fsine(1).
21-Sep-2010	4	Updated: <i>Table 3</i> , 5, 8, 9, 10 and 12. Modified: <i>Figure 5</i> and <i>Figure 6</i> .
09-Mar-2011	5	Updated title with SLLIMM™ in cover page, added SDIP-38L tube dimensions <i>Figure 13</i> .
04-Nov-2011	6	Updated title with SLLIMM™ (small low-loss intelligent molded module) IPM, 3-phase inverter - 15 A, 600 V short-circuit rugged IGBT in cover page and SDIP-38L mechanical data <i>Table 16 on page 19</i> , <i>Figure 12</i> .
28-Aug-2012	7	Modified: Min. and Max. value <i>Table 4 on page 6</i> . Updated: <i>Figure 13</i> . Added: <i>Figure 14</i> .
04-Mar-2013	8	Added: Figure 7 and Figure 8
13-Mar-2013	9	Modified: Figure 8 on page 13

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING. ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

24/24 DocID15589 Rev 9

