


Low-power, precision, rail-to-rail, 2.7 MHz, 16 V operational amplifier

Datasheet - production data



Features

Low input offset voltage: 200 μV max.

· Rail-to-rail input and output

Low current consumption: 800 μA max.

Gain bandwidth product: 2.7 MHz

Low supply voltage: 2.7 - 16 V

Unity gain stable

Low input bias current: 50 pA max.

High ESD tolerance: 4 kV HBM

Extended temp. range: -40 °C to +125 °C

Automotive qualification

Applications

- · Battery-powered instrumentation
- Instrumentation amplifier
- Active filtering
- DAC buffer
- High-impedance sensor interface
- Current sensing (high and low side)

Description

The TSX711 single, operational amplifier (op amp) offers high precision functioning with low input offset voltage down to 200 μ V maximum at 25 °C. In addition, its rail-to-rail input and output functionality allows this product to be used on full range input and output without limitation. This is particularly useful for a low voltage supply such as 2.7 V that the TSX711 is able to operate with.

Thus, the TSX711 has the great advantage of offering a large span of supply voltages, ranging from 2.7 V to 16 V. It can be used for multiple applications with a unique reference.

Low input bias current performance makes the TSX711 perfect when used for signal conditioning for sensor interface applications. In addition, low-side and high-side current measurements can be easily made thanks to rail-to-rail functionality.

High ESD tolerance (4 kV HBM) and a wide temperature range are also good arguments to use the TSX711 in the automotive market segment.

Related products

- See the TSX7191 for higher speeds with similar precision
- See the TSX561 for low-power features
- See the TSX631 for micro-power features
- See the TSX921 for higher speeds

Contents TSX711


Contents

1	Pack	age pin connections				
2	Abso	olute maximum ratings and operating conditions4				
3	Elec	trical characteristics 5				
4	Appl	ication information				
	4.1	Operating voltages				
	4.2	Input pin voltage ranges				
	4.3	Rail-to-rail input				
	4.4	Rail-to-rail output				
	4.5	Input offset voltage drift over temperature				
	4.6	Long term input offset voltage drift				
	4.7	High values of input differential voltage				
	4.8	Capacitive load				
	4.9	PCB layout recommendations 19				
	4.10	Optimized application recommendation				
	4.11	Application examples				
		4.11.1 Oxygen sensor				
		4.11.2 Low-side current sensing				
5	Pack	age information				
	5.1	SOT23-5 package information				
6	Orde	ering information				
7	Revi	sion history 24				



1 Package pin connections

Figure 1. Pin connections (top view)





2 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings (AMR)

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage ⁽¹⁾	18	V
V _{id}	Differential input voltage (2)	±V _{CC}	mV
V _{in}	Input voltage	V _{CC-} - 0.2 to V _{CC+} + 0.2	V
I _{in}	Input current (3)	10	mA
T _{stg}	Storage temperature	-65 to +150	°C
R _{thja}	Thermal resistance junction to ambient ⁽⁴⁾⁽⁵⁾ SOT23-5	250	°C/W
T _j	Maximum junction temperature	150	°C
	HBM: human body model ⁽⁶⁾	4000	
ESD	MM: machine model ⁽⁷⁾	100	V
	CDM: charged device model ⁽⁸⁾	1500	
	Latch-up immunity	200	mA

- 1. All voltage values, except differential voltage are with respect to the network ground terminal.
- 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal. See Section 4.7 for precautions to follow when using the TSX711 with high differential input voltage.
- 3. Input current must be limited by a resistor in series with the inputs.
- 4. Short-circuits can cause excessive heating and destructive dissipation.
- 5. Rth are typical values.
- 6. According to JEDEC standard JESD22-A114F.
- 7. According to JEDEC standard JESD22-A115A.
- 8. According to ANSI/ESD STM5.3.1

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	2.7 to 16	V
V _{icm}	Common mode input voltage range	V_{CC-} - 0.1 to V_{CC+} + 0.1	V
T _{oper}	Operating free air temperature range	-40 to +125	°C

4/25 DocID025959 Rev 2

Table 3. Electrical characteristics at V_{CC+} = +4 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T_{amb} = 25 ° C, and $R_L >$ 10 k Ω connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{io}	Input offset voltage	$\begin{split} & TSX711, V_{icm} = V_{CC}/2 \\ & T_{min} < T_{op} < +85^{\circ}C \\ & T_{min} < T_{op} < +125^{\circ}C \\ & TSX711A, V_{icm} = V_{CC}/2 \\ & T_{min} < T_{op} < +85^{\circ}C \\ & T_{min} < T_{op} < +125^{\circ}C \\ \end{split}$			200 460 600 70 330 470	μV
$\Delta V_{io}/\Delta T$	Input offset voltage drift ⁽¹⁾	·			4	μV/°C
ΔV_{io}	Long term input offset voltage drift ⁽²⁾	T = 25 °C		1		$\frac{\text{nV}}{\sqrt{\text{month}}}$
l _{ib}	Input bias current ⁽¹⁾	$V_{\text{out}} = V_{\text{CC}}/2$ $T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$		1	50 200	^
I _{io}	Input offset current ⁽¹⁾	$V_{\text{out}} = V_{\text{CC}}/2$ $T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$		1	50 200	pА
R _{IN}	Input resistance			1		TΩ
C _{IN}	Input capacitance			12.5		pF
CMRR	Common mode rejection ratio 20 log ($\Delta V_{ic}/\Delta V_{io}$)	$\begin{aligned} &V_{icm} = -0.1 \text{ to } 4.1 \text{V, } V_{out} = V_{CC}/2 \\ &T_{min} < T_{op} < T_{max} \end{aligned}$ $V_{icm} = -0.1 \text{ to } 2 \text{V, } V_{out} = V_{CC}/2 \\ &T_{min} < T_{op} < T_{max} \end{aligned}$	84 83 100 94	102		
A_{vd}	Large signal voltage gain	R_L = 2 k Ω , V_{out} = 0.3 to 3.7 V T_{min} < T_{op} < T_{max} R_L = 10 k Ω , V_{out} = 0.2 to 3.8 V T_{min} < T_{op} < T_{max}	110 96 110 96	136 140		dB
V _{OH}	High level output voltage (Voltage drop from V _{CC+})	$R_{L}= 2 \text{ k}\Omega \text{ to V}_{CC}/2$ $T_{min} < T_{op} < T_{max}$ $R_{L}= 10 \text{ k}\Omega \text{ to V}_{CC}/2$ $T_{min} < T_{op} < T_{max}$		28 6	50 60 15 20	
V _{OL}	Low level output voltage	R_L = 2 k Ω to V_{CC} /2 T_{min} < T_{op} < T_{max} R_L = 10 k Ω to V_{CC} /2 T_{min} < T_{op} < T_{max}		23 5	50 60 15 20	mV
I _{out}	I _{sink}	$V_{\text{out}} = V_{\text{CC}}$ $T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$	40 25	50		mA
out	I _{source}	$V_{out} = 0 V$ $T_{min} < T_{op} < T_{max}$	40 25	47		111/7
I _{CC}	Supply current per amplifier	No load, $V_{out} = V_{CC}/2$ $T_{min} < T_{op} < T_{max}$		570	800 900	μΑ


Table 3. Electrical characteristics at V_{CC+} = +4 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T_{amb} = 25 ° C, and R_L > 10 k Ω connected to $V_{CC}/2$ (unless otherwise specified) (continued)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
GBP	Gain bandwidth product	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	1.9	2.7		MHz
φm	Phase margin	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$		50		Degrees
G _m	Gain margin	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$		15		dB
SRn	Negative Slew rate	$Av = 1$, $V_{out} = 3V_{PP}$, 10% to 90% $T_{min} < T_{op} < T_{max}$	0.6 0.5	0.85		V/us
SRp	Positive Slew rate	$Av = 1$, $V_{out} = 3V_{PP}$, 10% to 90% $T_{min} < T_{op} < T_{max}$	1.0 0.9	1.4		ν/μ5
e _n	Equivalent input noise voltage	f = 1 kHz f = 10 kHz		22 19		$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
THD+N	Total harmonic distortion + Noise	f =1 kHz, Av = 1, R _L = 10 kΩ, BW=22kHz, V_{in} = 0.8 V_{PP}		0.001		%

^{1.} Maximum values are guaranteed by design.

Table 4. Electrical characteristics at V_{CC+} = +10 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T_{amb} = 25 ° C, and R_L > 10 k Ω connected to $V_{CC}/2$ (unless otherwise specified)

Parameter	Conditions	Min.	Тур.	Max.	Unit
Input offset voltage	$\begin{split} & TSX711, V_{icm} = V_{CC}/2 \\ & T_{min} < T_{op} < +85^{\circ}C \\ & T_{min} < T_{op} < +125^{\circ}C \\ & TSX711A, V_{icm} = V_{CC}/2 \\ & T_{min} < T_{op} < +85^{\circ}C \\ & T_{min} < T_{op} < +125^{\circ}C \end{split}$			200 460 600 70 330 470	μV
Input offset voltage drift ⁽¹⁾				4	μV/°C
Long term input offset voltage drift ⁽²⁾	T = 25 °C		25		$\frac{\text{nV}}{\sqrt{\text{month}}}$
Input bias current ⁽¹⁾	$V_{\text{out}} = V_{\text{CC}}/2$ $T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$		1	50 200	nΛ
Input offset current ⁽¹⁾	$V_{\text{out}} = V_{\text{CC}}/2$ $T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$		1	50 200	pА
Input resistance			1		TΩ
Input capacitance			12.5		pF
Common mode rejection ratio 20 log (ΔV _{ic} /ΔV _{io})	$V_{icm} = -0.1 \text{ to } 10.1 \text{V}, V_{out} = V_{CC}/2$ $T_{min} < T_{op} < T_{max}$ $V_{icm} = -0.1 \text{ to } 8 \text{V}, V_{out} = V_{CC}/2$	90 86 105	102 117		dB
	Input offset voltage Input offset voltage drift ⁽¹⁾ Long term input offset voltage drift ⁽²⁾ Input bias current ⁽¹⁾ Input offset current ⁽¹⁾ Input resistance Input capacitance Common mode rejection	Input offset voltage $ \begin{array}{c} TSX711, \ V_{icm} = V_{CC}/2 \\ T_{min} < T_{op} < +85^{\circ}C \\ T_{min} < T_{op} < +125^{\circ}C \\ \end{array} $ $ TSX711A, \ V_{icm} = V_{CC}/2 \\ T_{min} < T_{op} < +85^{\circ}C \\ T_{min} < T_{op} < +85^{\circ}C \\ \end{array} $ $ T_{min} < T_{op} < +125^{\circ}C \\ \end{array} $ $ Input offset voltage drift T = 25^{\circ}C Input bias current V_{out} = V_{CC}/2 \\ T_{min} < T_{op} < T_{max} \\ \end{aligned} Input offset current V_{out} = V_{CC}/2 \\ T_{min} < T_{op} < T_{max} \\ \end{aligned} Input offset current V_{out} = V_{CC}/2 \\ T_{min} < T_{op} < T_{max} \\ \end{aligned} Input capacitance V_{icm} = -0.1 \text{ to } 10.1V, \ V_{out} = V_{CC}/2 \\ T_{min} < T_{op} < T_{max} V_{out} = V_{CC}/2 \\ T_{min} < T_{op} < T_{max} V_{out} = V_{CC}/2 \\ T_{min} < T_{op} < T_{max} V_{icm} = -0.1 \text{ to } 10.1V, \ V_{out} = V_{CC}/2 \\ T_{min} < T_{op} < T_{max} $	$ \begin{array}{c} \text{Input offset voltage} \\ \text{Input offset voltage} \\ \\ \text{Input offset voltage} \\ \\ \\ \text{TSX711, $V_{icm} = V_{CC}/2$} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	$ \begin{array}{c} TSX711, V_{icm} = V_{CC}/2 \\ T_{min} < T_{op} < +85^{\circ}C \\ T_{min} < T_{op} < +125^{\circ}C \\ \end{array} \\ TSX711A, V_{icm} = V_{CC}/2 \\ T_{min} < T_{op} < +85^{\circ}C \\ T_{min} < T_{op} < +85^{\circ}C \\ \end{array} \\ \begin{array}{c} TSX711A, V_{icm} = V_{CC}/2 \\ T_{min} < T_{op} < +85^{\circ}C \\ T_{min} < T_{op} < +125^{\circ}C \\ \end{array} \\ \begin{array}{c} Input offset voltage drift^{(1)} \\ \\ Input offset voltage drift^{(2)} \\ \end{array} \\ \begin{array}{c} T = 25 ^{\circ}C \\ \\ Input bias current^{(1)} \\ \\ Input offset current^{(1)} \\ \\ Input offset current^{(1)} \\ \\ Input resistance \\ \\ Input capacitance \\ \end{array} \\ \begin{array}{c} V_{out} = V_{CC}/2 \\ T_{min} < T_{op} < T_{max} \\ \\ \\ Input capacitance \\ \end{array} \\ \begin{array}{c} 1 \\ \\ Input capacitance \\ \\ \\ Common mode rejection \\ ratio 20 log (\Delta V_{ic}/\Delta V_{io}) \\ \end{array} \\ \begin{array}{c} V_{icm} = -0.1 \text{ to } 10.1V, V_{out} = V_{CC}/2 \\ T_{min} < T_{op} < T_{max} \\ \\ V_{icm} = -0.1 \text{ to } 8V, V_{out} = V_{CC}/2 \\ \end{array} \\ \begin{array}{c} 90 \\ 86 \\ \\ V_{icm} = -0.1 \text{ to } 8V, V_{out} = V_{CC}/2 \\ \end{array} \\ \begin{array}{c} 102 \\ 105 \\ \end{array} \\ \end{array} \\ \begin{array}{c} 117 \\ \end{array}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$



^{2.} Typical value is based on the Vio drift observed after 1000h at 125 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration (see Section 4.6: Long term input offset voltage drift).

Table 4. Electrical characteristics at V_{CC+} = +10 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T_{amb} = 25 ° C, and R_L > 10 k Ω connected to $V_{CC}/2$ (unless otherwise specified) (continued)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
A _{vd}	Large signal voltage gain	$R_L = 2 k\Omega$, $V_{out} = 0.3 \text{ to } 9.7 \text{ V}$ $T_{min} < T_{op} < T_{max}$	110 100 110	140		dB
		R_L = 10 k Ω , V_{out} = 0.2 to 9.8 V T_{min} < T_{op} < T_{max}	100			
V _{OH}	High level output voltage	$\begin{aligned} R_L &= 2 \; k\Omega \; to \; V_{CC}/2 \\ T_{min} &< T_{op} < T_{max} \end{aligned}$		45	70 80	
VOH	(Voltage drop from V _{CC+})	R_L = 10 k Ω to $V_{CC}/2$ $T_{min} < T_{op} < T_{max}$		10	30 40	mV
Vol	Low level output voltage	$R_{L}=2 k\Omega \text{ to } V_{CC}/2$ $T_{min} < T_{op} < T_{max}$		42	70 80	1117
V _{OL}	Low level output voltage	R_L = 10 k Ω to $V_{CC}/2$ $T_{min} < T_{op} < T_{max}$		9	30 40	
I _{out}	I _{sink}	$V_{out} = V_{CC}$ $T_{min} < T_{op} < T_{max}$	50 40	70		mA.
out	I _{source}	$V_{out} = 0 V$ $T_{min} < T_{op} < T_{max}$	50 40	69		1117.1
I _{CC}	Supply current per amplifier	No load, $V_{out} = V_{CC}/2$ $T_{min} < T_{op} < T_{max}$		630	850 1000	μΑ
GBP	Gain bandwidth product	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	1.9	2.7		MHz
φm	Phase margin	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$		53		Degrees
G _m	Gain margin	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$		15		dB
SRn	Negative Slew rate	Av = 1, V_{out} = 8 V_{PP} , 10% to 90% T_{min} < T_{op} < T_{max}	0.8 0.7	1		V/µs
SRp	Positive Slew rate	$Av = 1$, $V_{out} = 8V_{PP}$, 10% to 90% $T_{min} < T_{op} < T_{max}$	1.0 0.9	1.3	_	V/µs
e _n	Equivalent input noise voltage	f = 1 kHz f = 10 kHz		22 19		<u>nV</u> √Hz
THD+N	Total harmonic distortion + Noise	f =1 kHz, Av = 1, R _L = 10 kΩ, BW=22kHz, V _{in} = 5V _{PP}		0.0003		%

^{1.} Maximum values are guaranteed by design.

Typical value is based on the Vio drift observed after 1000h at 125 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration (see Section 4.6: Long term input offset voltage drift).

Table 5. Electrical characteristics at V_{CC+} = +16 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T_{amb} = 25 ° C, and R_L > 10 k Ω connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{io}	Input offset voltage	$\begin{split} & TSX711, V_{icm} = V_{CC}/2 \\ & T_{min} < T_{op} < +85^{\circ} C \\ & T_{min} < T_{op} < +125^{\circ} C \\ \end{split}$ $& TSX711A, V_{icm} = V_{CC}/2 \\ & T_{min} < T_{op} < +85^{\circ} C \\ & T_{min} < T_{op} < +125^{\circ} C \end{split}$			200 460 600 70 330 470	μV
$\Delta V_{io}/\Delta T$	Input offset voltage drift ⁽¹⁾				4	μV/°C
ΔV_{io}	Long term input offset voltage drift ⁽²⁾	T = 25 °C		500		$\frac{\text{nV}}{\sqrt{\text{month}}}$
I _{ib}	Input bias current ⁽¹⁾	$V_{\text{out}} = V_{\text{CC}}/2$ $T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$		1	50 200	^
I _{io}	Input offset current ⁽¹⁾	$V_{\text{out}} = V_{\text{CC}}/2$ $T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$		1	50 200	рA
R _{IN}	Input resistance			1		TΩ
C _{IN}	Input capacitance			12.5		pF
CMRR	Common mode rejection	$V_{icm} = -0.1 \text{ to } 16.1 \text{V}, V_{out} = V_{CC}/2$ $T_{min} < T_{op} < T_{max}$	94 90	113		
Owner	ratio 20 log ($\Delta V_{ic}/\Delta V_{io}$)	V_{icm} = -0.1 to 14V, V_{out} = $V_{CC}/2$ T_{min} < T_{op} < T_{max}	110 96	116		
SVRR	Supply voltage rejection ratio 20 log ($\Delta V_{cc}/\Delta V_{io}$)	$V_{cc} = 4 \text{ to } 16 \text{ V}$ $T_{min} < T_{op} < T_{max}$	100 90	131		dB
A_{vd}	Large signal voltage gain	$R_L = 2 k\Omega V_{out} = 0.3 \text{ to } 15.7 V$ $T_{min} < T_{op} < T_{max}$	110 100	146		
		$R_L = 10 \text{ k}\Omega, V_{\text{out}} = 0.2 \text{ to } 15.8 \text{ V}$ $T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$	110 100	149		
V_{OH}	High level output voltage	$R_{L} = 2 k\Omega$ $T_{min} < T_{op} < T_{max}$		100	130 150	mV
On	(Voltage drop from V _{CC+})	R_L = 10 k Ω $T_{min} < T_{op} < T_{max}$		16	40 50	
V_{OL}	Low level output voltage	$R_L = 2 k\Omega$ $T_{min} < T_{op} < T_{max}$		40	70 80	mV
* OL	25.1. lovoi oaiput voitago	R_L = 10 k Ω $T_{min} < T_{op} < T_{max}$		15	30 40	111 V
1 .	I _{sink}	$V_{out} = V_{CC}$ $T_{min} < T_{op} < T_{max}$	50 45	71		mA
I _{out}	I _{source}	$V_{out} = 0 V$ $T_{min} < T_{op} < T_{max}$	50 45	68		IIIA
Icc	Supply current per amplifier	No load, $V_{out} = V_{CC}/2$ $T_{min} < T_{op} < T_{max}$		660	900 1000	μА



Table 5. Electrical characteristics at V_{CC+} = +16 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T_{amb} = 25 ° C, and R_L > 10 k Ω connected to $V_{CC}/2$ (unless otherwise specified) (continued)


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
GBP	Gain bandwidth product	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	1.9	2.7		MHz
φm	Phase margin	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$		55		Degrees
G _m	Gain margin	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$		15		dB
SRn	Negative Slew rate	$Av = 1$, $V_{out} = 10V_{PP}$, 10% to 90% $T_{min} < T_{op} < T_{max}$	0.7 0.6	0.95		V/μs
SRp	Positive Slew rate	$Av = 1$, $V_{out} = 10V_{PP}$, 10% to 90% $T_{min} < T_{op} < T_{max}$	1 0.9	1.4		V/μs
e _n	Equivalent input noise voltage	f = 1 kHz f = 10 kHz		22 19		<u>nV</u> √Hz
THD+N	Total harmonic distortion + Noise	f =1 kHz, Av = 1, R _L = 10 kΩ, BW=22kHz, V_{in} = 10 V_{PP}		0.0002		%

^{1.} Maximum values are guaranteed by design.

^{2.} Typical value is based on the Vio drift observed after 1000h at 125 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration (see Section 4.6: Long term input offset voltage drift).

Figure 2. Supply current vs. supply voltage

Figure 3. Input offset voltage distribution at V_{CC} = 16 V







Figure 4. Input offset voltage distribution at $V_{CC} = 4 \text{ V}$

Figure 5. Input offset voltage vs. temperature at V_{CC} = 16 V








Figure 6. Input offset voltage drift population

Figure 7. Input offset voltage vs. supply voltage at V_{ICM} = 0 V





577

10/25 DocID025959 Rev 2

TSX711 Electrical characteristics

Figure 8. Input offset voltage vs. common mode voltage at V_{CC} = 2.7 V voltage at V_{CC} = 16 V




Figure 10. Output current vs. output voltage at V_{CC} = 2.7 V Figure 11. Output current vs. output voltage at V_{CC} = 16 V




Figure 12. Output low voltage vs. supply voltage

Figure 13. Output high voltage (drop from V_{CC+}) vs. supply voltage





Figure 14. Output voltage vs. input voltage close to the rail at V_{CC} = 16 V

Figure 15. Slew rate vs. supply voltage







Figure 16. Negative slew rate at V_{CC} = 16 V

Figure 17. Positive slew rate at V_{CC} = 16 V








Figure 18. Response to a small input voltage sten

Figure 19. Recovery behavior after a negative step on the input






57

12/25 DocID025959 Rev 2

TSX711 Electrical characteristics

Figure 20. Recovery behavior after a positive step on the input


Figure 21. Bode diagram at $V_{CC} = 2.7 \text{ V}$



Phase Gain 30 <u>B</u> T=-40°C Gain ₋₁₅₀ 론 Vcc=2.7V Vicm=1.35V T=25°C -180 RI= $10k\Omega$ CI=100pF Gain=101 T=125°C 1001 Frequency (Hz)

Figure 22. Bode diagram at V_{CC} = 16 V

Figure 23. Power supply rejection ratio (PSRR) vs. frequency







Figure 24. Output overshoot vs. capacitive load Figure 25. Output impedance vs. frequency in closed loop configuration







Figure 26. THD + N vs. frequency

Figure 27. THD + N vs. output voltage








Figure 28. Noise vs. frequency

Figure 29. 0.1 to 10Hz noise





14/25 DocID025959 Rev 2

4 Application information

4.1 Operating voltages

The TSX711 device can operate from 2.7 to 16 V. The parameters are fully specified for 4 V, 10 V, and 16 V power supplies. However, the parameters are very stable in the full V_{CC} range. Additionally, the main specifications are guaranteed in extended temperature ranges from -40 to +125 $^{\circ}$ C.

4.2 Input pin voltage ranges

The TSX711 device has internal ESD diode protection on the inputs. These diodes are connected between the input and each supply rail to protect the input MOSFETs from electrical discharge.

If the input pin voltage exceeds the power supply by 0.5 V, the ESD diodes become conductive and excessive current can flow through them. Without limitation this over current can damage the device.

In this case, it is important to limit the current to 10 mA, by adding resistance on the input pin, as described in *Figure 30*.




Figure 30. Input current limitation

4.3 Rail-to-rail input

The TSX711 device has a rail-to-rail input, and the input common mode range is extended from V_{CC-} 0.1 V to V_{CC+} + 0.1 V.

4.4 Rail-to-rail output

The operational amplifier output levels can go close to the rails: to a maximum of 30 mV above and below the rail when connected to a 10 k Ω resistive load to $V_{CC}/2$.

4.5 Input offset voltage drift over temperature

The maximum input voltage drift variation over temperature is defined as the offset variation related to the offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated during production at application level. The maximum input voltage drift over temperature enables the system designer to anticipate the effect of temperature variations.

The maximum input voltage drift over temperature is computed using Equation 1.

Equation 1

$$\frac{\Delta V_{io}}{\Delta T} = max \left| \frac{V_{io}(T) - V_{io}(25^{\circ} C)}{T - 25^{\circ} C} \right|$$

where T = -40 $^{\circ}$ C and 125 $^{\circ}$ C.

The TSX711 datasheet maximum value is guaranteed by measurements on a representative sample size ensuring a $C_{\rm nk}$ (process capability index) greater than 1.3.

4.6 Long term input offset voltage drift

To evaluate product reliability, two types of stress acceleration are used:

- Voltage acceleration, by changing the applied voltage
- Temperature acceleration, by changing the die temperature (below the maximum junction temperature allowed by the technology) with the ambient temperature.

The voltage acceleration has been defined based on JEDEC results, and is defined using *Equation 2*.

Equation 2

$$A_{FV} = e^{\beta \cdot (V_S - V_U)}$$

Where:

A_{EV} is the voltage acceleration factor

 β is the voltage acceleration constant in 1/V, constant technology parameter (β = 1)

V_S is the stress voltage used for the accelerated test

VII is the voltage used for the application

The temperature acceleration is driven by the Arrhenius model, and is defined in Equation 3.

Equation 3

$$A_{FT} = e^{\frac{E_a}{k} \cdot \left(\frac{1}{T_U} - \frac{1}{T_S}\right)}$$

Where:

A_{FT} is the temperature acceleration factor

Ea is the activation energy of the technology based on the failure rate

k is the Boltzmann constant (8.6173 x 10⁻⁵ eV.K⁻¹)

 T_U is the temperature of the die when V_U is used (K)

T_S is the temperature of the die under temperature stress (K)

The final acceleration factor, A_F , is the multiplication of the voltage acceleration factor and the temperature acceleration factor (*Equation 4*).

Equation 4

$$A_F = A_{FT} \times A_{FV}$$

 A_F is calculated using the temperature and voltage defined in the mission profile of the product. The A_F value can then be used in *Equation 5* to calculate the number of months of use equivalent to 1000 hours of reliable stress duration.

Equation 5

Months =
$$A_F \times 1000 \text{ h} \times 12 \text{ months}/ (24 \text{ h} \times 365.25 \text{ days})$$

To evaluate the op amp reliability, a follower stress condition is used where V_{CC} is defined as a function of the maximum operating voltage and the absolute maximum rating (as recommended by JEDEC rules).

The V_{io} drift (in μV) of the product after 1000 h of stress is tracked with parameters at different measurement conditions (see *Equation 6*).

Equation 6

$$V_{CC} = maxV_{op}$$
 with $V_{icm} = V_{CC}/2$

The long term drift parameter (ΔV_{io}), estimating the reliability performance of the product, is obtained using the ratio of the V_{io} (input offset voltage value) drift over the square root of the calculated number of months (*Equation 7*).

Equation 7

$$\Delta V_{io} = \frac{V_{io} drift}{\sqrt{(months)}}$$

where V_{io} drift is the measured drift value in the specified test conditions after 1000 h stress duration.

4.7 High values of input differential voltage

In a closed loop configuration, which represents the typical use of an op amp, the input differential voltage is low (close to V_{io}). However, some specific conditions can lead to higher input differential values, such as:

- · operation in an output saturation state
- operation at speeds higher than the device bandwidth, with output voltage dynamics limited by slew rate.
- use of the amplifier in a comparator configuration, hence in open loop

Use of the TSX711 in comparator configuration, especially combined with high temperature and long duration can create a permanent drift of V_{io} .

4.8 Capacitive load

Driving large capacitive loads can cause stability problems. Increasing the load capacitance produces gain peaking in the frequency response, with overshoot and ringing in the step response. It is usually considered that with a gain peaking higher than 2.3 dB an op amp might become unstable.

Generally, the unity gain configuration is the worst case for stability and the ability to drive large capacitive loads.

Figure 31 shows the serial resistor that must be added to the output, to make a system stable. *Figure 32* shows the test configuration using an isolation resistor, Riso.




Figure 31. stability criteria with a serial resistor at different supply voltage

4

 V_{CC} Riso C_{load} V_{CC} GAMS1804131556CB

Figure 32. Test configuration for Riso

4.9 PCB layout recommendations

Particular attention must be paid to the layout of the PCB, tracks connected to the amplifier, load, and power supply. The power and ground traces are critical as they must provide adequate energy and grounding for all circuits. The best practice is to use short and wide PCB traces to minimize voltage drops and parasitic inductance.

In addition, to minimize parasitic impedance over the entire surface, a multi-via technique that connects the bottom and top layer ground planes together in many locations is often used.

The copper traces that connect the output pins to the load and supply pins should be as wide as possible to minimize trace resistance.

4.10 Optimized application recommendation

It is recommended to place a 22 nF capacitor as close as possible to the supply pin. A good decoupling will help to reduce electromagnetic interference impact.

4.11 Application examples

4.11.1 Oxygen sensor

The electrochemical sensor creates a current proportional to the concentration of the gas being measured. This current is converted into voltage thanks to *R* resistance. This voltage is then amplified by TSX711 (see *Figure 33*).

R1 R2 VCC VCC VCC Vout

Figure 33. Oxygen sensor principle schematic

The output voltage is calculated using Equation 8:

Equation 8

$$V_{out} = (I \times R - V_{io}) \times \left(\frac{R_2}{R_1} + 1\right)$$

As the current delivered by the O2 sensor is extremely low, the impact of the V_{io} can become significant with a traditional operational amplifier. The use of a precision amplifier like the TSX711 is perfect for this application.

In addition, using TSX711 for the O2 sensor application ensures that the measurement of O2 concentration is stable, even at different temperatures, thanks to a small $\Delta V_{io}/\Delta T$.

4.11.2 Low-side current sensing

Power management mechanisms are found in most electronic systems. Current sensing is useful for protecting applications. The low-side current sensing method consists of placing a sense resistor between the load and the circuit ground. The resulting voltage drop is amplified using the TSX711 (see *Figure 34*).

Rg1 Rf1 Vout

Figure 34. Low-side current sensing schematic

Vout can be expressed as follows:

Equation 9

$$V_{out} = R_{shunt} \times I \left(1 - \frac{R_{g2}}{R_{g2} + R_{f2}} \right) \left(1 + \frac{R_{f1}}{R_{g1}} \right) + I_p \left(\frac{R_{g2} \times R_{f2}}{R_{g2} + R_{f2}} \right) \times \left(1 + \frac{R_{f1}}{R_{g1}} \right) - I_n \times R_{f1} - V_{io} \left(1 + \frac{R_{f1}}{R_{g1}} \right) + I_p \left(\frac{R_{g2} \times R_{f2}}{R_{g2} + R_{f2}} \right) \times \left(1 + \frac{R_{f1}}{R_{g1}} \right) - I_n \times R_{f1} - V_{io} \left(1 + \frac{R_{f1}}{R_{g1}} \right) + I_p \left(\frac{R_{g2} \times R_{f2}}{R_{g2} + R_{f2}} \right) \times \left(1 + \frac{R_{f1}}{R_{g1}} \right) - I_n \times R_{f1} - V_{io} \left(1 + \frac{R_{f1}}{R_{g1}} \right) + I_p \left(\frac{R_{g2} \times R_{f2}}{R_{g2} + R_{f2}} \right) \times \left(1 + \frac{R_{f1}}{R_{g1}} \right) - I_n \times R_{f1} - V_{io} \left(1 + \frac{R_{f1}}{R_{g1}} \right) + I_p \left(\frac{R_{g2} \times R_{f2}}{R_{g2} + R_{f2}} \right) \times \left(1 + \frac{R_{f1}}{R_{g1}} \right) - I_n \times R_{f1} - V_{io} \left(1 + \frac{R_{f1}}{R_{g1}} \right) + I_p \left(\frac{R_{f1}}{R_{g1}} \right) + I_p \left(\frac{R_{f1}}{R_{g2}} \right) + I_p \left(\frac{R_{f1}}{R_{g1}} \right) + I_p \left(\frac{R_{f$$

Assuming that $R_{f2} = R_{f1} = R_f$ and $R_{g2} = R_{g1} = R_g$, *Equation* 9 can be simplified as follows:

Equation 10

$$V_{out} = R_{shunt} \times I\left(\frac{R_f}{R_o}\right) - V_{io}\left(1 + \frac{R_f}{R_o}\right) + R_f \times I_{io}$$

The main advantage of using a precision amplifier like the TSX711, for a low-side current sensing, is that the errors due to V_{io} and I_{io} are extremely low and may be neglected.

Therefore, for the same accuracy, the shunt resistor can be chosen with a lower value, resulting in lower power dissipation, lower drop in the ground path, and lower cost.

Particular attention must be paid on the matching and precision of R_{g1} , R_{g2} , R_{f1} , and R_{f2} , to maximize the accuracy of the measurement.

Taking into consideration the resistor inaccuracies, the maximum and minimum output voltage of the operational amplifier can be calculated respectively using *Equation 11* and *Equation 12*.

Equation 11

$$\text{Maximum Vout = Rshunt} \times I \times \left(\frac{Rf}{Rg}\right) \times (1 + \epsilon rs + 2\epsilon r) + Vio \times \left(1 + \frac{Rf}{Rg}\right) + Rf \times Iio$$

Equation 12

where:

- εrs is the shunt resistor inaccuracy (example, 1 %)
- Er is the inaccuracy of the Rf and Rg resistors (example, 0.1 %)

TSX711 Package information

Package information 5

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

SOT23-5 package information 5.1

Figure 35. SOT23-5 package mechanical drawing

Figure 36. SOT23-5 package mechanical data

	Dimensions							
Ref.		Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α	0.90	1.20	1.45	0.035	0.047	0.057		
A1			0.15			0.006		
A2	0.90	1.05	1.30	0.035	0.041	0.051		
В	0.35	0.40	0.50	0.013	0.015	0.019		
С	0.09	0.15	0.20	0.003	0.006	0.008		
D	2.80	2.90	3.00	0.110	0.114	0.118		
D1		1.90			0.075			
е		0.95			0.037			
Е	2.60	2.80	3.00	0.102	0.110	0.118		
F	1.50	1.60	1.75	0.059	0.063	0.069		
L	0.10	0.35	0.60	0.004	0.013	0.023		
K	0 degrees		10 degrees	0 degrees		10 degrees		

Ordering information TSX711

6 Ordering information

Table 6. Order codes

Order code	Temperature range	Package	Packaging	Marking	
TSX711ILT	-40 to +125 °C SOT23-5 Tape and	SOT23-5 Tape and reel			K29
TSX711AILT			Tape and reel	K195	
TSX711IYLT ⁽¹⁾				K197	
TSX711AIYLT ⁽¹⁾				K198	

Qualification and characterization according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 & Q 002 or equivalent are on-going.

7 Revision history

Table 7. Document revision history

Date	Revision	Changes
27-Feb-2014	1	Initial release
19-Mar-2014	2	Table 1: updated ESD data for MM (machine model)



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

