SCLS247A - OCTOBER 1995 - REVISED MARCH 1996


- Operating Range 2-V to 5.5-V V_{CC}
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 250 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


The 'AHC32 are quadruple 2-input positive-OR gates. These devices perform the Boolean function $Y = \overline{\overline{A} \bullet \overline{B}}$ or Y = A + B in positive logic.

The SN54AHC32 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHC32 is characterized for operation from -40°C to 85°C.

SN54AHC32...J OR W PACKAGE SN74AHC32...D, DB, N, OR PW PACKAGE (TOP VIEW)



SN54AHC32 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each gate)

	` -	<u> </u>
INP	UTS	OUTPUT
Α	В	Υ
Н	Χ	Н
Х	Н	Н
L	L	L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.



SN54AHC32, SN74AHC32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS247A - OCTOBER 1995 - REVISED MARCH 1996

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC} Input voltage range, V_{I} (see Note 1) Output voltage range, V_{O} (see Note 1) Input clamp current, I_{IK} (V_{I} < 0) Output clamp current, I_{OK} (V_{O} < 0 or V_{O} > V_{CC}) Continuous output current, I_{O} (V_{O} = 0 to V_{CC}) Continuous current through V_{CC} or GND	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)	: D package1.25 W
Storage temperature range, T _{Stq}	DB or PW package
gg-, -sig	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



recommended operating conditions (see Note 3)

			SN54A	HC32	SN74A	HC32	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vсс	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
ViH	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 2 V		0.5		0.5	
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0	VCC	0	VCC	V
		V _{CC} = 2 V		-50		-50	μΑ
ІОН	High-level output current	$V_{CC} = 3.3 V \pm 0.3 V$		-4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	IIIA
		V _{CC} = 2 V		50		50	μΑ
loL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
		$V_{CC} = 5 V \pm 0.5 V$		8		8	IIIA
Δt/Δv	langet transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V
ΔυΔν	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	115/ V
TA	Operating free-air temperature	-	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

D _A	RAMETER	TEST CONDITIONS	V	T,	չ = 25°C	;	SN54A	HC32	SN74A	HC32	UNIT
"	RAWEIER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	N MAX 9 9 9 4 8 8 8 0.1 0.1 0.1 0.44 0.44 ±1	UNII
			2 V	1.9	2		1.9		1.9		
		I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		
∨он			4.5 V	4.4	4.5		4.4		4.4		V
		I _{OH} = -4 mA	3 V	2.58			2.48		2.48		
		I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
			2 V			0.1		0.1		0.1	
		I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VOL			4.5 V			0.1		0.1		0.1	V
		I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
		I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
lį	A or B inputs	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20		20	μΑ
C _i		$V_I = V_{CC}$ or GND	5 V		2	10				10	pF

SN54AHC32, SN74AHC32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS247A - OCTOBER 1995 - REVISED MARCH 1996

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

					SN	54AHC3	32												
PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T _A = 25°C			MIN	MAX	UNIT										
	(1141 01)		CAPACITANCE	MIN	TYP	MAX	IVIIIV	IVIAA											
tPLH*	A or B		C: - 15 pE		5.5	7.9	1	9.5	nc										
^t PHL*	AUB	· ·	1	ı	ı	ı	ı	ı	1	Γ	C _L = 15 pF	OL = 13 pi	ОС = 13 рі		5.5	7.9	1	9.5	ns
^t PLH	A or B		C: - 50 pE		8	11.4	1	13	nc										
^t PHL	AUID	ſ	C _L = 50 pF		8	11.4	1	13	ns										

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

					SN	74AHC	32								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TO OUTPUT CAPACITANCE		_ = 25°C	;	MIN	MAX	UNIT						
	(01)		CAFACITANCE	•//.c/	57 ii 71 (51 ii) ii 10	MIN	TYP	MAX	IVIIIV	IVIAX					
tPLH	A or B	Y C _L = 15 pF	C: _ 15 pE		5.5	7.9	1	9.5	20						
tpHL	AUIB		Ι ΟΕ = 13 βΙ		5.5	7.9	1	9.5	ns						
t _{PLH}	A or B		$C_1 = 50 pF$		8	11.4	1	13	ns						
tPHL	AOIB	T T	1	,	ľ	Ť	Ť	Ť	OL = 30 pr		8	11.4	1	13	110

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER					SN	54AHC	32														
	FROM (INPUT)	TO (OUTPUT)		T _A = 25°C			MIN	MAX	UNIT												
	(01)	(0011 01)		MIN	TYP	MAX	IVIIIV	IVIAA													
^t PLH*	A or B	V	C _L = 15 pF		3.8	5.5	1	6.5	no												
^t PHL*	AOIB	ı	OL = 13 pr		3.8	5.5	1	6.5	ns												
^t PLH	A or B	V	C: _ 50 pF		5.3	7.5	1	8.5	no												
^t PHL	AUID	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y C _L = 50 pF		5.3	7.5	1	8.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN	74AHC	32			
PARAMETER	FROM (INPUT)	(OUTPUT)	TO OUTPUT TPUT) CAPACITANCE		λ = 25°C	;	MIN	MAX	UNIT	
	(01)	(3311 31)	CAPACITANCE	OAI AOITANOE	MIN	TYP	MAX	IVIIIN	WAX	
t _{PLH}	A or B	V	C _I = 15 pF		3.8	5.5	1	6.5	ns	
t _{PHL}	AOIB	Y	T	ι		3.8	5.5	1	6.5	115
t _{PLH}	A or B	V	C _I = 50 pF		5.3	7.5	1	8.5	20	
tPHL] ^UIB	ſ	CL = 50 pr		5.3	7.5	1	8.5	ns	

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)


	PARAMETER	SN74AHC32			UNIT
	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.3	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.3	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic VOH		4.7		V
V _{IH(D)}	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		NDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	14	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated