SCLS235B - OCTOBER 1995 - REVISED AUGUST 1996

- Operating Range 2-V to 5.5-V V_{CC}
- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 250 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

The 'AHC373 are octal transparent D-type latches.


When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54AHC373 . . . J OR W PACKAGE SN74AHC373 . . . DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54AHC373 . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AHC373 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AHC373 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each latch)

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	X	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SN54AHC373, SN74AHC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS235B - OCTOBER 1995 - REVISED AUGUST 1996

logic symbol†

ΘĒ ΕN LE C1 3 2 1D 1Q 1D 5 4 2D 2Q 6 7 3D 3Q 9 8 4D 4Q 12 13 5D 5Q 14 15 6D 6Q 17 16 7D 7Q 18 19 8D 8Q

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Output voltage range, VO (see Note 1)		-0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})		±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V _{CC} or GND		±75 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2		
	DW package	1.6 W
	N package	1.3 W
	PW package	0.7 W
Storage temperature range, T _{stg}		−65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SCLS235B - OCTOBER 1995 - REVISED AUGUST 1996

recommended operating conditions (see Note 3)

			SN54A	HC373	SN74A	HC373	UNIT
			MIN	MAX	MIN	MAX	UNII
Vсс	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
VIН	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V
		$V_{CC} = 5.5 \text{ V}$	3.85		3.85		
		V _{CC} = 2 V		0.5		0.5	
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
٧ _I	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 2 V$		- 50		-50	μΑ
lОН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		- 4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	ША
		V _{CC} = 2 V		50		50	μΑ
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
		$V_{CC} = 5 V \pm 0.5 V$		8		8	IIIA
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	no/\/
Δt/ΔV	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPITIONS	V	T,	₄ = 25°C	;	SN54A	HC373	SN74AI	HC373	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9			1.9		1.9		
	I _{OH} = - 50 μA	3 V	2.9			2.9		2.9		
Voн		4.5 V	4.4			4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I _{OH} = - 8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VoL		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
lį	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		± 1		± 1	μΑ
loz	$V_I = V_{IH}$ or V_{IL} , $V_O = V_{CC}$ or GND	5.5 V			± 0.25		± 2.5		± 2.5	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
C _i	$V_I = V_{CC}$ or GND	5 V		4	10				10	pF
Co	V _O = V _{CC} or GND	5 V		6						pF

SN54AHC373, SN74AHC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS235B - OCTOBER 1995 - REVISED AUGUST 1996

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 2	= 25°C SN54AHC373		HC373	SN74AI	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before $\overline{LE} \!\!\downarrow$	4		4		4		ns
t _h	Hold time, data after LE↓	1		1		1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 2	T _A = 25°C SN5		SN54AHC373		SN74AHC373		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t _W	Pulse duration, LE high	5		5		5		ns	
t _{su}	Setup time, data before $\overline{LE} \downarrow$	4		4		4		ns	
th	Hold time, data after LE↓	1		1		1		ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

					SN	54AHC3	73		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT	CAPACITANCE T _A = 25°C			MIN	MAX	UNIT
	(1141 01)	(0011 01)	OAI AOITANOL	MIN	TYP	MAX	IVIIN	WAX	
tpLH*	D	Q	C _L = 15 pF		7.3	11.4	1	13.5	ns
^t PHL*	U	ď	OL = 13 μr		7.3	11.4	1	13.5	115
t _{PLH} *	LE	Q	C _L = 15 pF		7	11	1	13	ns
^t PHL*	LL	ď	GE = 13 bi		7	11	1	13	115
^t PZH*	ŌĒ	Q	C _L = 15 pF		7.3	11.4	1	13.5	ns
tPZL*	OE	ď	GE = 13 bi		7.3	11.4	1	13.5	115
^t PHZ*	ŌĒ	Q	C _L = 15 pF		7	10	1	12	ns
^t PLZ*	OL	ų ,	оц – торг		7	10	1	12	115
^t PLH	D	Q	C 50 pF		9.8	14.9	1	17	ns
^t PHL	U	ď	C _L = 50 pF		9.8	14.9	1	17	115
^t PLH	LE	Q	C _L = 50 pF		9.5	14.5	1	16.5	ns
^t PHL	LE	ď	CL = 50 pr		9.5	14.5	1	16.5	115
^t PZH	ŌĒ	Q	C 50 pF		9.8	14.9	1	17	ns
t _{PZL}	OE		C _L = 50 pF		9.8	14.9	1	17	115
^t PHZ	ŌĒ	Q	C _L = 50 pF		9.5	13.2	1	15	ns
tPLZ	OE	Q	CL = 50 PF		9.5	13.2	1	15	115

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.



SCLS235B - OCTOBER 1995 - REVISED AUGUST 1996

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

					SN	74AHC3	73		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	TΔ	(= 25°C	;	MIN	MAX	UNIT
	(1111 01)	(0011 01)	OAI AOITANOL	MIN	TYP	MAX	IVIIIV	IVIAA	
t _{PLH}	D	Q	C _L = 15 pF		7.3	11.4	1	13.5	ns
^t PHL	Ь	y	OL = 13 pr		7.3	11.4	1	13.5	115
t _{PLH}	LE	Q	C _L = 15 pF		7	11	1	13	ns
t _{PHL}	LE	y	CL = 15 pr		7	11	1	13	115
^t PZH	<u>OE</u>	Q	C _I = 15 pF		7.3	11.4	1	13.5	ns
t _{PZL}	OE	ά	O[= 15 pr		7.3	11.4	1	13.5	IIS
^t PHZ	ŌĒ	Q	C _I = 15 pF		7	10	1	12	ns
tPLZ	OE	Q	OL = 13 pr	7	10	1	12	115	
^t PLH	D	Q	C _I = 50 pF		9.8	14.9	1	17	ns
t _{PHL}	Ь	y	OL = 30 pr		9.8	14.9	1	17	115
^t PLH	LE	Q	C _L = 50 pF		9.5	14.5	1	16.5	ns
t _{PHL}	LL	y	OL = 30 pr		9.5	14.5	1	16.5	115
^t PZH	OE	Q	C _L = 50 pF		9.8	14.9	1	17	no
t _{PZL}	OE .	y	CL = 50 PF		9.8	14.9	1	17	ns
^t PHZ	OE	Q	C 50 pF		9.5	13.2	1	15	nc
tPLZ	OE .	y	C _L = 50 pF		9.5	13.2	1	15	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

				Ī	SN	54AHC3	73		
PARAMETER	FROM	TO (OUTPUT)	OUTPUT CAPACITANCE	TA	= 25°C	;			UNIT
	(INPUT)	(001P01)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	
^t PLH*	D	Q	C _L = 15 pF		5	7.2	1	8.5	ns
^t PHL*	D	y	CL = 15 pr		5	7.2	1	8.5	115
^t PLH*	LE	Q	C _L = 15 pF		4.9	7.2	1	8.5	ns
^t PHL*	LL	3	OL = 13 pi		4.9	7.2	1	8.5	115
^t PZH*	ŌĒ	Q	C _L = 15 pF		5.5	8.1	1	9.5	ns
^t PZL*	OE .	ч	OL = 13 pi		5.5	8.1	1	9.5	115
^t PHZ*	ŌĒ	Q	C _I = 15 pF		5	7.2	1	8.5	ns
^t PLZ*	OL .	3	OL = 10 pi		5	7.2	1	8.5	113
^t PLH	D	Q	C _L = 50 pF		6.5	9.2	1	10.5	ns
^t PHL	D	ч	OL = 30 pi		6.5	9.2	1	10.5	115
^t PLH	LE	Q	C _L = 50 pF		6.4	9.2	1	10.5	ns
^t PHL	LL	y	GL = 30 pr		6.4	9.2	1	10.5	115
^t PZH	ŌĒ	Q	C _L = 50 pF		7	10.1	1	11.5	ns
^t PZL	UE	<u> </u>	OL = 30 pr		7	10.1	1	11.5	115
^t PHZ	ŌĒ	Q	C _L = 50 pF		6.5	9.2	1	10.5	ns
^t PLZ	OE .	y	OL = 30 bi		6.5	9.2	1	10.5	113

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.



SN54AHC373, SN74AHC373 **OCTAL TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCLS235B - OCTOBER 1995 - REVISED AUGUST 1996

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN	74AHC3	73		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	TA	_λ = 25°C	;	MIN	MAX	UNIT
	(01)	(0011 01)	OAI AGITANGE	MIN	TYP	MAX	IVIIIV	WAX	
t _{PLH}	D	Q	C _L = 15 pF		5	7.2	1	8.5	ns
^t PHL	Ь	ά	OL = 13 pr		5	7.2	1	8.5	115
t _{PLH}	LE	Q	C _L = 15 pF		4.9	7.2	1	8.5	ns
t _{PHL}	LL	ά	OL = 13 pr		4.9	7.2	1	8.5	115
^t PZH	ŌĒ	Q	C _I = 15 pF		5.5	8.1	1	9.5	ns
t _{PZL}	OE	Q	O[= 15 pr		5.5	8.1	1	9.5	119
t _{PHZ}	ŌĒ	Q	C _I = 15 pF		5	7.2	1	8.5	ns
t _{PLZ}	OE	Q	OL = 13 pi		5	7.2	1	8.5	115
t _{PLH}	D	Q	C _I = 50 pF		6.5	9.2	1	10.5	ns
t _{PHL}	D	ά	CL = 30 pr		6.5	9.2	1	10.5	115
^t PLH	LE	Q	C _L = 50 pF		6.4	9.2	1	10.5	ns
t _{PHL}	LL	ď	CL = 30 pr		6.4	9.2	1	10.5	115
^t PZH	ŌĒ	Q	C _L = 50 pF		7	10.1	1	11.5	20
t _{PZL}	OE .	γ	CL = 50 pr		7	10.1	1	11.5	ns
^t PHZ	ŌĒ	Q	C 50 pE		6.5	9.2	1	10.5	nc
t _{PLZ}	OE OE	ų ų	C _L = 50 pF		6.5	9.2	1	10.5	ns

output-skew characteristics, $C_L = 50 pF$ (see Note 4)

			SN74A	HC373	
PARAMETER		VCC	T _A = 25°C	MIN MAX	UNIT
			MIN MAX	WIIN WAX	
•	Output skew	$3.3~\text{V}\pm0.3~\text{V}$	1.5	1.5	no
^t sk(o)		5 V ± 0.5 V	1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 5)

	PARAMETER		SN74AHC373			
	PARAMETER	MIN	TYP	MAX	UNIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}			0.8	V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}			-0.8	V	
VOH(V)	Quiet output, minimum dynamic VOH	4.1			V	
V _{IH(D)}	High-level dynamic input voltage	3.5			V	
V _{IL(D)}	Low-level dynamic input voltage			1.5	V	


NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS		TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	18	pF



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3$ ns.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated