SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995


- Latchable P-Input Ports With Power-Up Clear
- Choice of Logical or Arithmetic (Two's Complement) Comparison
- Data and PLE Inputs Utilize pnp Input Transistors to Reduce dc Loading Effects
- Approximately 35% Improvement in ac Performance Over Schottky TTL While Performing More Functions
- Cascadable to n Bits While Maintaining High Performance
- 10% Less Power Than STTL for an 8-Bit Comparison
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

description


These advanced Schottky devices are capable of performing high-speed arithmetic or logic comparisons on two 8-bit binary or two's complement words. Two fully decoded decisions about words P and Q are externally available at two outputs. These devices are fully expandable to any number of bits without external gates. To compare words of longer lengths, the P > QOUT and P < QOUT outputs of a stage handling less significant bits can be connected to the P > QIN and P < QIN inputs of the next stage handling more significant bits. The cascading paths are implemented with only a two-gate-level delay to reduce overall comparison times for long words. Two alternative methods of cascading are shown in application information.

The latch is transparent when P latch-enable (PLE) input is high; the P-input port is latched

SN54AS885 ... JT PACKAGE SN74AS885 ... DW OR NT PACKAGE (TOP VIEW)



SN54AS885 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

when PLE is low. This provides the designer with temporary storage for the P-data word. The enable circuitry is implemented with minimal delay times to enhance performance when cascaded for longer words. The PLE, P, and Q data inputs utilize pnp input transistors to reduce the low-level current input requirement to typically -0.25 mA, which minimizes dc loading effects.


The SN54AS885 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AS885 is characterized for operation from 0° C to 70° C.

FUNCTION TABLE

		INP	OUTPUTS			
COMPARISON	L/A	DATA P0-P7, Q0-Q7	P > QIN	P < QIN	P > QOUT	P < QOUT
Logical	Н	P > Q	Х	Х	Н	L
Logical	Н	P < Q	Х	Χ	L	Н
Logical [†]	Н	P = Q	H or L	H or L	H or L	H or L
Arithmetic	L	P AG Q	Х	Χ	Н	L
Arithmetic	L	Q AG P	Х	X	L	Н
Arithmetic [†]	L	P = Q	H or L	H or L	H or L	H or L


 \bar{T} In these cases, P > QOUT follows P > QIN and P < QOUT follows P < QIN. AG = arithmetically greater than

logic symbol‡



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	
Input voltage, V _I	
Operating free-air temperature range, TA: SN54AS885	5 –55°C to 125°C
SN74AS885	5 0°C to 70°C
Storage temperature range	

recommended operating conditions

		SI	SN54AS885			SN74AS885		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
VIL	Low-level input voltage			8.0			8.0	V
lOH	High-level output current			-2			-2	mA
loL	Low-level output current			20			20	mA
t _{su} *	Setup time, data before PLE↓	2			2			ns
t _h *	Hold time, data after PLE↓	4.5			4			ns
T _A	Operating free-air temperature	-55		125	0		70	°C

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN	SN54AS885			SN74AS885			
		IESI CON	TEST CONDITIONS		TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT	
٧ıĸ		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V	
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		VCC -2	2		V	
VOL		V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.35	0.5		0.35	0.5	V	
Ц		V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA	
	L/Ā	V 55V	V _I =2.7' v			40			40		
ΊΗ	Others	$V_{CC} = 5.5 \text{ V},$				20			20	μΑ	
	L/Ā		V _I = 0.4 V			-4			-4		
Iμ	P > QIN, P < QIN	$V_{CC} = 5.5 V$,				-2			-2	mA	
	P, Q, PLE					-1			-1		
IO§		V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-20		-112	mA	
Icc		V _{CC} = 5.5 V,	See Note 1		130	210		130	210	mA	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with all inputs high except L/\overline{A} , which is low.

SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

switching characteristics (see Figure 3)

PARAMETER	FROM (INPUT)	то (оитрит)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 500 Ω , T_A = MIN to MAX						UNIT
	, ,		SN54AS885			SN74AS885			
			MIN	TYP†	MAX	MIN	TYP†	MAX	
^t PLH	L/Ā	P < QOUT, P > QOUT	2	8.5	14	1	8.5	13	ns
^t PHL			2	7.5	14	1	7.5	13	
^t PLH	P < QIN, P > QIN	P < QOUT, P > QOUT	2	5	10	1	5	8	ns
^t PHL			2	5.5	10	1	5.5	8	115
t _{PLH}	Any P or Q data input	P < QOUT,	2	13.5	21	1	13.5	17.5	
^t PHL		P > QOUT	2	10	17	1	10	15	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

APPLICATION INFORMATION

The 'AS885 can be cascaded to compare words longer than eight bits. Figure 1 shows the comparison of two 32-bit words; however, the design is expandable to n bits. Figure 1 shows the optimum cascading arrangement for comparing words of 32 bits or greater. Typical delay times shown are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ and use the standard advanced Schottky load of $R_L = 500 \ \Omega$, $C_L = 50 \ \text{pF}$.

Figure 2 shows the fastest cascading arrangement for comparing 16-bit or 24-bit words. Typical delay times shown are at V_{CC} = 5 V, T_A = 25°C and use the standard advanced Schottky load of R_L = 500 Ω , C_L = 50 pF.



APPLICATION INFORMATION




Figure 1. 32-Bit to 72 (n)-Bit Magnitude Comparator



APPLICATION INFORMATION





Figure 2. Fastest Cascading Arrangement for Comparing 16-Bit or 24-Bit Words

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - All input pulses have the following characteristics: PRR \leq 1 MHz, $t_{\Gamma} = t_{f} = 2$ ns, duty cycle = 50%.
 - The outputs are measured one at a time with one transition per measurement.

Figure 3. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated