SDFS013A - MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

These devices contain four independent 2-input NAND buffer gates with open-collector outputs. They perform the Boolean functions $Y = \overline{A} \bullet \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.


The open-collector outputs require pullup resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.

The SN54F38 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F38 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each gate)

INP	UTS	OUTPUT					
Α	В	Υ					
Н	Н	L					
L	Χ	Н					
Х	L	Н					

SN54F38...J PACKAGE SN74F38...D OR N PACKAGE (TOP VIEW)




SN54F38...FK PACKAGE (TOP VIEW)



NC - No internal connection


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)





SN54F38, SN74F38 **QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS** WITH OPEN-COLLECTOR OUTPUTS

SDFS013A - MARCH 1987 - REVISED OCTOBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Input current range	
Voltage range applied to any output in the high state	\dots -0.5 V to V _{CC}
Current into any output in the low state	128 mA
Operating free-air temperature range: SN54F38	55°C to 125°C
SN74F38	0°C to 70°C
Storage temperature range	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54F38			SN74F38			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			8.0	V
lıK	Input clamp current			-18			-18	mA
Vон	High-level output voltage			4.5			4.5	V
l _{OL}	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		;	SN54F38			SN74F38		
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$		-0.73	-1.2			-1.2	V
Voi	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 48 mA		0.3	0.5		0.3	0.5	V
VoL	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 64 \text{ mA}$		0.3	0.5		0.3	0.5	v
lį	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
lіН	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ
I _Ι Γ	$V_{CC} = 5.5 \text{ V},$	V _I = 0.5 V			- 0.6			- 0.6	mA
IOH	V _{CC} = 4.5 V				250			250	μΑ
ІССН	$V_{CC} = 5.5 \text{ V},$	V _I = 0		4	7		4	7	mA
^I CCL	$V_{CC} = 5.5 \text{ V},$	V _I = 4.5 V		22	30		22	30	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

SN54F38, SN74F38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS SDFS013A – MARCH 1987 – REVISED OCTOBER 1993

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25^{\circ}\text{C}$ 7538			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}^{\dagger}$ SN54F38 SN74F38				UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	or B Y	6.7	9.6	12.5	6.2	14	6.7	13	ns
^t PHL			1	2.6	5	1	6.5	1	5.5	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated