### SN74CBTD3306 DUAL BUS SWITCH WITH LEVEL SHIFTING SCDS030D – JANUARY 1996 – REVISED OCTOBER 1996

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Control Input Levels
- Designed to Be Used in Level-Shifting Applications
- Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages

# D OR PW PACKAGE (TOP VIEW) 10E 1 8 V<sub>CC</sub> 1A 2 7 20E 1B 3 6 2B GND 4 5 2A

### description

The SN74CBTD3306 features two independent line switches. Each switch is disabled when the associated output-enable ( $\overline{OE}$ ) input is high. A diode to V<sub>CC</sub> is integrated on the chip to allow for level shifting between 5-V inputs and 3.3-V outputs.


This device is available in TI's thin shrink small-outline (PW) package, which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed circuit board area.

The SN74CBTD3306 is characterized for operation from -40°C to 85°C.

(each buffer)						
INPUTS		OUTPUT				
OE	A/B	B/A				
L	Н	Н				
L	L	L				
Н	Х	Z				

**FUNCTION TABLE** 

# logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

# SN74CBTD3306 DUAL BUS SWITCH WITH LEVEL SHIFTING SCDS030D – JANUARY 1996 – REVISED OCTOBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

•
0.5 V to 7 V
. –0.5 V to 7 V
128 mA
0.8 W
0.5 W
-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book.* 

# recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER		TEST CONDITIO	NS	MIN	TYP‡	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA				-1.2	V
VOH		See Figure 1						
Ц		V <sub>CC</sub> = 5.5 V,	$V_I = 5.5 V \text{ or GND}$				±1	μA
ICC		V <sub>CC</sub> = 5.5 V,	I <sub>O</sub> = 0,	$V_I = V_{CC}$ or GND			1.5	mA
∆ICC§	Control pins	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			2.5	mA
Ci	Control pins	V <sub>I</sub> = 3 V or 0				3		pF
Cio(OFF	-)	V <sub>O</sub> = 3 V or 0,	$\overline{OE} = V_{CC}$			4		pF
			$V_{I} = 0,$	lj = 64 mA		5	7	
r <sub>on</sub> ¶		V <sub>CC</sub> = 4.5 V	$V_{I} = 0,$	l <sub>l</sub> = 30 mA		5	7	Ω
			V <sub>I</sub> = 2.4 V,	lj = 15 mA		35	50	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



SN74CBTD3306 DUAL BUS SWITCH WITH LEVEL SHIFTING

SCDS030D - JANUARY 1996 - REVISED OCTOBER 1996 **OUTPUT VOLTAGE HIGH OUTPUT VOLTAGE HIGH** vs vs SUPPLY VOLTAGE SUPPLY VOLTAGE 4 4 T<sub>A</sub> = 25°C T<sub>A</sub> = 85°C 3.75 3.75 **100**μA 6mA 3.5 V<sub>OH</sub> – Outputs Voltage High – V 3.5 **100**μ**A** 12mA 6mA 3.25 3.25 24mA 12mA 3 3 24mA 2.75 2.75 2.5 2.5 2.25 2.25 2 2 1.75 1.75 1.5 1.5 4.5 4.75 5.5 5.75 4.5 4.75 5.5 5.75 5.25 5 5.25 5 V<sub>CC</sub> – Supply Voltage – V V<sub>CC</sub> – Supply Voltage – V **OUTPUT VOLTAGE HIGH** vs SUPPLY VOLTAGE 4 T<sub>A</sub> = 0°C 3.75

V<sub>OH</sub> – Outputs Voltage High – V




Figure 1. V<sub>OH</sub> Values




# SN74CBTD3306 DUAL BUS SWITCH WITH LEVEL SHIFTING SCDS030D – JANUARY 1996 – REVISED OCTOBER 1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
t <sub>pd</sub> †	A or B	B or A		0.25	ns
<sup>t</sup> en	OE	A or B	2.1	5.4	ns
<sup>t</sup> dis	ŌĒ	A or B	1	4.7	ns

<sup>†</sup> This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns,
  - tr  $\leq 2.5$  ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tPHL and tPLH are the same as tpd.

#### Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated