- Internal Look-Ahead Circuitry for Fast Counting
- Carry Output for N-Bit Cascading
- Fully Synchronous Operation for Counting
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs


## description

This synchronous, presettable, 4-bit binary counter features an internal carry look-ahead circuitry for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple-clock) counters; however, counting spikes may occur on the ripple carry (RCO) output. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.
This counter is fully programmable; that is, it may be preset to any number between 0 and 15 . As presetting is synchronous, setting up a low level at the load ( $\overline{\mathrm{LOAD}}$ ) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.
The clear function for the SN74F163A is synchronous and a low level at the clear ( $\overline{\mathrm{CLR}})$ input sets all four of the flip-flop outputs low after the next low-to-high transition of the clock regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to the clear input to synchronously clear the counter to 0000 (LLLL).
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable (ENP, ENT) inputs and a ripple-carry (RCO) output. Both ENP and ENT must be high to count, and ENT if fed forward to enable RCO. RCO thus enabled will produce a high-level pulse while the count is $15(\mathrm{HHHH})$. The high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed regardless of the level of the clock input.

The SN74F163A features a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\mathrm{LOAD}})$ that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.
The SN74F163A is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


[^0] IEC Publication 617-12.
logic diagram (positive logic)

logic symbol, each flip-flop

logic diagram, each flip-flop (positive logic)


## typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

1. Clear outputs to zero
2. Preset to binary twelve
3. Count to thirteen, fourteen, fifteen, zero, one, and two
4. Inhibit


# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$ 


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.
recommended operating conditions

|  |  | MIN | NOM |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 5.5 | VNIT |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 2 |  |
| $\mathrm{I}_{\mathrm{IK}}$ | Input clamp current |  | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| $\mathrm{IOL}_{\mathrm{OL}}$ | Low-level output current | -18 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | -1 | mA |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN | TYP¥ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| V OH | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.5 | 3.4 |  | V |
|  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-1 \mathrm{~mA}$ | 2.7 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=20 \mathrm{~mA}$ |  | 0.3 | 0.5 | V |
| I | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| ${ }^{\text {IIH }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| ENP, CLK, A, B, C, D | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}$ |  |  | -0.6 | mA |
| ILL ENT, $\overline{\text { LOAD }}$ |  |  |  |  | -1.2 |  |
| $\overline{\mathrm{CLR}}$ |  |  |  |  | -1.2 |  |
| IOS§ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0$ | -60 |  | -150 | mA |
| ICC | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 37 | 55 | mA |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX |  |  |  |
| ${ }^{\text {f clock }}$ | Clock frequency |  |  | 0 | 100 | 0 | 90 | MHz |
| $t_{w}$ | Pulse duration | CLK high or low (loading) |  | 5 |  | 5 |  | ns |
|  |  | CLK (counting) | High | 4 |  | 4 |  |  |
|  |  |  | Low | 6 |  | 7 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | Data before CLK $\uparrow$ | High or low | 5 |  | 5 |  | ns |
|  |  | $\overline{\square O D}$ and $\overline{C L R}$ before CLK $\uparrow$ | High | 11 |  | 11.5 |  |  |
|  |  | LOAD and CLR before CLK $\uparrow$ | Low | 8.5 |  | 9.5 |  |  |
|  |  | ENP and ENT before CLK $\uparrow$ | High | 11 |  | 11.5 |  |  |
|  |  |  | Low | 5 |  | 5 |  |  |
| $t_{\text {h }}$ | Hold time | Data after CLK $\uparrow$ | High or low | 2 |  | 2 |  | ns |
|  |  | $\overline{\text { LOAD }}$ and $\overline{C L R}$ after CLK $\uparrow$ | High | 2 |  | 2 |  |  |
|  |  |  | Low | 0 |  | 0 |  |  |
|  |  | ENP and ENT after CLK $\uparrow$ | High or low | 0 |  | 0 |  |  |

## switching characteristics (see Note 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAXt } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 100 | 120 |  | 90 |  | MHz |
| tPLH | CLK ( $\overline{\text { LOAD }}$ high) | Any Q | 2.7 | 5.1 | 7.5 | 2.7 | 8.5 | ns |
| tPHL |  |  | 2.7 | 7.1 | 10 | 2.7 | 11 |  |
| tPLH | CLK ( $\overline{\text { LOAD }}$ low) | Any Q | 3.2 | 5.6 | 8.5 | 3.2 | 9.5 | ns |
| tPHL |  |  | 3.2 | 5.6 | 8.5 | 3.2 | 9.5 |  |
| tPLH | CLK | RCO | 4.2 | 9.6 | 14 | 4.2 | 15 | ns |
| tPHL |  |  | 4.2 | 9.6 | 14 | 4.2 | 15 |  |
| tPLH | ENT | RCO | 1.7 | 4.1 | 7.5 | 1.7 | 8.5 | ns |
| tPHL |  |  | 1.7 | 4.1 | 7.5 | 1.7 | 8.5 |  |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
NOTE 2: Load circuits and waveforms are shown in Section 1.

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.


[^0]:    † This symbol is in accordance with ANSI/IEEE Std 91-1984 and

