SN74LVC125A **QUADRUPLE BUS BUFFER GATE** WITH 3-STATE OUTPUTS

SCAS290D - JANUARY 1993 - REVISED JANUARY 1997

9 3A

8 3Y

- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2 V at V_{CC} = 3.3 V, T_A = 25^{\circ}C$
- Inputs Accept Voltages to 5.5 V
- **Package Options Include Plastic** Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) **Packages**

D, DB, OR PW PACKAGE (TOP VIEW) 14 🛮 V_{CC} 1OE 1A [2 13 4 OE 1Y **∏** 12**□** 4A 20Ε Π 11 **∏** 4Y 2A [10 3 3 3 3 3 S E

2Y [

GND [

description

This quadruple bus buffer gate is designed for 2.7-V to 3.6-V V_{CC} operation. The SN74LVC125A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC125A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each buffer)

INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)		–0.5 V to 6.5 V
Output voltage range, VO (see Notes 1 and 2)		–0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, IOK (VO < 0 or VO > VCC	;)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	······	±50 mA
Continuous current through V _{CC} or GND		±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	D package	127°C/W
-	DB package	
	PW package	170°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stressratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V	Supply voltage Operating Data retention only	Operating	2	3.6	V
Vcc		Data retention only	1.5		V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
VIL	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
٧ _I	Input voltage		0	5.5	V
٧o	Output voltage		0	VCC	V
lau	LEab Level and and annual	V _{CC} = 2.7 V		-12	mA
ЮН	High-level output current	V _{CC} = 3 V		-24	IIIA
1	Low-level output current	V _{CC} = 2.7 V		12	mA
lOL	Low-level output current	V _{CC} = 3 V		24	IIIA
Δt/Δν	Input transition rise or fall rate		0	8	ns/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT
	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			
Vari	Ιου - 12 mΛ		2.7 V	2.2			V
VOH	I _{OH} = -12 mA		3 V	2.4			V
	I _{OH} = -24 mA		3 V	2.2			
	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	
VOL	I_{OL} = 12 mA		2.7 V			0.4	V
	I _{OL} = 24 mA		3 V			0.55	
lj	V _I = 5.5 V or GND		3.6 V			±5	μΑ
loz	$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
Icc	$V_I = V_{CC}$ or GND,	I _O = 0	3.6 V			10	μΑ
∆lCC	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ
C _i	$V_I = V_{CC}$ or GND		3.3 V		5	·	pF
Co	$V_O = V_{CC}$ or GND		3.3 V		5	, in the second	pF

 $^{^{\}dagger}$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
^t pd	А	Y	1	4.8		5.5	ns
^t en	ŌĒ	Υ	1	5.4		6.6	ns
^t dis	ŌĒ	Y	1	4.6		5	ns
t _{sk(o)} ‡				1			ns

[‡] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.




SCAS290D - JANUARY 1993 - REVISED JANUARY 1997

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CO	TYP	UNIT	
C _{pd}	Power dissipation capacitance per gate	$C_L = 50 pF$,	f = 10 MHz	15	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated