SN74LVC573A OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS300E - JANUARY 1993 - REVISED JUNE 1997

- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- **Supports Mixed-Mode Signal Operation on** All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Inputs/Outputs, **Permitting Live Insertion**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **Package Options Include Plastic** Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) **Packages**

(TOP VIEW) OE 20 🛮 V_{CC} 1D **□** 2 19 1Q 2D **∏** 3 18 2Q 3D **∏** 4 17**∏** 3Q 4D **∏** 5 16**∏** 4Q 5D **∏** 6 15 | 5Q 6D **∏** 7 14 1 6Q 7D ∏ 8 13 7Q 8D [] 9 12 8Q 11 🛮 LE

GND Π 10

DB, DW, OR PW PACKAGE

description

This octal transparent D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC573A features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels at the D inputs.

A buffered output-enable $(\overline{\mathsf{OE}})$ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\sf OE}$ should be tied to ${\sf V}_{\sf CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC573A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated



FUNCTION TABLE (each latch)


	INPUTS		ОИТРИТ
Œ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	X	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The value of $V_{\hbox{\scriptsize CC}}$ is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V	Operating		2	3.6	V
VCC	Supply voltage	Data retention only	1.5		V
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
\vee_{IL}	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
٧ _I	Input voltage		0	5.5	V
V-	Output voltage	High or low state	0	0 V _{CC}	
VO		3 state	0	5.5	V
lavi	V _{CC} = 2.7 V			-12	mA
IOH	High-level output current	V _{CC} = 3 V		-24	IIIA
1	Low lovel output ourrent	V _{CC} = 2.7 V		12	mA
IOL	Low-level output current	V _{CC} = 3 V		24	IIIA
Δt/Δν	Input transition rise or fall rate		0	6	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVC573A OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS300E - JANUARY 1993 - REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	INDITIONS	vcc	MIN	TYP [†]	MAX	UNIT
	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			
Vou	I _{OH} = -12 mA		2.7 V	2.2			V
VOH			3 V	2.4			
	I _{OH} = -24 mA		3 V	2.2			
	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	
V _{OL}	I _{OL} = 12 mA		2.7 V			0.4	V
	I _{OL} = 24 mA		3 V			0.55	
lμ	V _I = 0 to 5.5 V		3.6 V			±5	μΑ
l _{off}	V _I or V _O = 5.5 V		0			±10	μΑ
loz	V _O = 0 to 5.5 V		3.6 V			±10	μΑ
laa	$V_I = V_{CC}$ or GND	3.6 V		10		^	
^l cc	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\ddagger}$	IO = 0	3.6 V	10		μΑ	
ΔlCC	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ
C _i	$V_I = V_{CC}$ or GND		3.3 V		4		pF
Co	$V_O = V_{CC}$ or GND		3.3 V		5.5		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
t _W	Pulse duration, LE high	3.3		3.3		ns
t _{su}	Setup time, data before LE↓	2		2		ns
t _h	Hold time, data after LE↓	1.5		1.5		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER FROM TO (OUTPUT)		TO (OUTPUT)	V _{CC} =	3.3 V 3 V	V _{CC} =	2.7 V	UNIT
	(1141 01)	(6611 61)	MIN	MAX	MIN	MAX	
4 .	D	Q	1.5	6.9		7.7	
^t pd	LE		2	7.7		8.4	ns
t _{en}	OE .	Q	1.5	6.7		8.5	ns
t _{dis}	OE .	Q	1.6	6.6		7	ns
t _{sk(o)} §				1			ns

[§] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST C	ONDITIONS	TYP	UNIT	
C _{pd} Power dissipation capacitance per latch	Outputs enabled	C. 0	f = 10 MHz	37	pF	
		Outputs disabled	$C_L = 0$,	I = 10 WIHZ	4	рг



[‡] This applies in the disabled state only.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 2.5 \ ns$, $t_f \leq 2.5 \ ns$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpzL and tpzH are the same as ten.
- F. tpLZ and tpHZ are the same as tdis.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated