
- Easy Microprocessor Interface
- On-Chip Data Latches
- Digital Inputs Are TTL-Compatible With 10.8-V to 15.75-V Power Supply
- Monotonic Over the Entire A/D Conversion Range
- Fast Control Signaling for Digital Signal Processor (DSP) Applications Including Interface With TMS320
- CMOS Technology

KEY PERFORMANCE SPECIFICATIONS				
Resolution	8 bits			
Linearity Error	1/2 LSB			
Power Dissipation	20 mW			
Settling Time 100				
Propagation Delay Time 80 ns				


#### description

The TLC7628C, TLC7628E, and TLC2628I are dual, 8-bit, digital-to-analog converters (DACs) designed with separate on-chip data latches and feature exceptionally close DAC-to-DAC matching. Data is transferred to either of the two DAC data latches through a common, 8-bit input port. Control input DACA/DACB determines which DAC is loaded. The load cycle of these devices is similar to the write cycle of a random-access memory, allowing easy interface to most popular microprocessor buses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest.

## DW OR N PACKAGE (TOP VIEW)



#### FN PACKAGE (TOP VIEW)



The TLC7628C operates from a 10.8-V to 15.75-V power supply and is TTL-compatible over this range. 2- or 4-quadrant multiplying makes these devices a sound choice for many microprocessor-controlled gain-setting and signal-control applications.


The TLC6728C is characterized for operation from 0°C to 70°C. The TLC7628I is characterized for operation from –25°C to 85°C. The TLC7628E is characterized for operation from –40°C to 85°C.

#### **AVAILABLE OPTIONS**

	PACKAGE			
TA	SMALL OUTLINE PLASTIC DIP (DW)	PLASTIC CHIP CARRIER (FN)	PLASTIC DIP (N)	
0°C to 70°C	TLC7628CDW	TLC7628CFN	TLC7628CN	
-25°C to 85°C	TLC7628IDW	TLC7628IFN	TLC7628IN	
-40°C to 85°C	TLC7628EDW	TLC7628EFN	TLC7628EN	



#### functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>DD</sub> (to AGND or DGND)	–0.3 V to 17 V
Voltage between AGND and DGND	V <sub>DD</sub>
Input voltage range, V <sub>I</sub> (to DGND)	
Reference voltage range, V <sub>refA</sub> or V <sub>refB</sub> (to AGND)	±25 V
Feedback voltage range, V <sub>RFBA</sub> or V <sub>RFBB</sub> (to AGND)	±25 V
Output voltage range, V <sub>OA</sub> or V <sub>OB</sub> (to AGND)	±25 V
Peak input current	10 μΑ
Operating free-air temperature range, T <sub>A</sub> : TLC7628C	0°C to 70°C
TLC7628I	–25°C to 85°C
TLC7628E	40°C to 85°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Case temperature for 10 seconds, T <sub>C</sub> : FN package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	Supply voltage, V <sub>DD</sub>				V
Reference voltage, V <sub>refA</sub> or V <sub>refB</sub>			±10		V
High-level input voltage, VIH		2.4			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
CS setup time, t <sub>Su(CS)</sub>		50			ns
CS hold time, th(CS) (see Figure 1)		0			ns
DAC select setup time, t <sub>SU(DAC)</sub> (see Figure 1)					ns
DAC select hold time, t <sub>h(DAC)</sub> (see Figure 1)					ns
Data bus input setup time t <sub>SU(D)</sub> (see Figure 1)					ns
Data bus input hold time th(D) (see Figure 1)					ns
Pulse duration, WR low, t <sub>W(WR)</sub> (see Figure 1)		50			ns
	TLC7628C	0		70	
Operating free-air temperature, TA	TLC7628I	-25		85	°C
	TLC7628E	-40		85	


# electrical characteristics over recommended ranges of operating free-air temperature and $V_{DD}$ , $V_{refA} = V_{refB} = 10 \text{ V}$ , $V_{OA}$ and $V_{OB}$ at 0 V (unless otherwise noted)

PARAMETER			TEST CONDITIONS			MAX	UNIT	
1	High-level input current		W. W	Full range		10		
ΙΗ			$V_I = V_{DD}$	25°C		1	μΑ	
1	Low lovel input current		V- 0			-10		
ΙΙL	Low-level input current		V <sub>I</sub> = 0	25°C		-1	μΑ	
	Reference input impedance REF AGND	A or REFB to			5	20	kΩ	
		OUTA	DAC data latch loaded with 00000000,	Full range		±200		
1.	Output lookaga aurrant	OUTA	$V_{refA} = \pm 10 \text{ V}$	25°C		±50		
l <sub>kg</sub>	Output leakage current	OUTB	DAC data latch loaded with 00000000,	Full range		±200	nA	
		COTE	$V_{refB} = \pm 10 \text{ V}$	25°C		±50		
Input resistance match (REFA to REFB)					±1%			
	DC complete consists the Ameio (AV		AVDD = +5 %	Full range		0.02	%/%	
	DC supply sensitivity ∆gain/∆VD	J	$\Delta V_{DD} = \pm 5 \%$	25°C		0.01	70/70	
		Quiescent	All digital inputs at VIHmin or VILmax			2		
$I_{DD}$	Supply current	pply current Standby All	All digital inputs at 0 V or VDD	Full range		0.5	mA	
		Stariuby	All digital inputs at 0 v or vDD	25°C		0.1		
		DB0-DB7				10		
Ci	Ci Input capacitance $\overline{WR}, \overline{CS}, \overline{DACA/DACB}$					15	pF	
C	Output capacitance (OLITA OLITA	-B/	DAC data latches loaded with 00000000			25	nE.	
Co	C <sub>O</sub> Output capacitance (OUTA, OUTB)		DAC data latches loaded with 11111111			60	pF	

## operating characteristics over recommended ranges of operating free-air temperature and $V_{DD}$ , $V_{refA} = V_{refB} = 10 \text{ V}$ , $V_{OA}$ and $V_{OB}$ at 0 V (unless otherwise noted)

PARAM	METER	TEST CONDITIONS		MIN	TYP MAX	UNIT
Linearity error					±1/2	LSB
Settling time (to 1/2 L	SB)	See Note 1			100	ns
Gain error		See Note 2	Full range		±;	LSB
Gain error		See Note 2	25°C		±2	
AC to a dth rough	REFA to OUTA	Con Note 2	Full range		-68	dB
AC feedthrough	REFB to OUTB	See Note 3	25°C		-75	
Temperature coefficie	coefficient of gain			±0.003	%FSR/°C	
Propagation delay (fr 90% of final analog o	• .	See Note 4			80	ns
Channel-to-channel	REFA to OUTB	See Note 5	25°C		80	40
isolation	REFB to OUTA	See Note 6	See Note 6 25°C		80	<b>d</b> B
I I )igital-to-analog glitch impulse area		Measured for code transition from 00000000 to 11111111, $T_A = 25^{\circ}C$			330	nV∙s
I Digital crosstalk		Measured for code transition from 00000000 to 111111111, $T_A = 25^{\circ}C$			60	nV∙s
Harmonic distortion		$V_i = 6 \text{ V}, f = 1 \text{ kHz}, T_A = 25^{\circ}\text{C}$			-85	dB

- NOTES: 1. OUTA, OUTB load =  $100 \Omega$ ,  $C_{\text{ext}} = 13 \text{ pF}$ ;  $\overline{\text{WR}}$  and  $\overline{\text{CS}}$  at 0 V; DB0–DB7 at 0 V to  $\text{V}_{DD}$  or  $\text{V}_{DD}$  to 0 V.
  - 2. Gain error is measured using an internal feedback resistor. Nominal full scale range (FSR) = V<sub>ref</sub> 1 LSB. Both DAC latches are loaded with 11111111.
  - 3. V<sub>ref</sub> = 20 V peak-to-peak, 10-kHz sine wave
  - 4.  $V_{refA} = V_{refB} = 10 \text{ V}$ ; OUTA/OUTB load = 100  $\Omega$ ,  $C_{ext} = 13 \text{ pF}$ ;  $\overline{WR}$  and  $\overline{CS}$  at 0 V; DB0–DB7 at 0 V to  $V_{DD}$  or  $V_{DD}$  to 0 V.
  - 5. V<sub>refA</sub> = 20 V peak-to-peak, 10-kHz sine wave; V<sub>refB</sub> = 0
  - 6.  $V_{refB} = 20 \text{ V peak-to-peak}$ , 10-kHz sine wave;  $V_{refA} = 0$




For all input signals,  $t_r = t_f = 5$  ns (10% to 90% points).

Figure 1. Setup and Hold Times

#### **APPLICATION INFORMATION**


These devices are capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figures 2 and 3. Input coding for unipolar and bipolar operation are summarized in Tables 2 and 3, respectively.



- NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255.
  - B. C1 and C2 phase compensation capacitors (10 pF to 15 pF) are required when using high-speed amplifiers to prevent ringing or oscillation.


Figure 2. Unipolar Operation (2-Quadrant Multiplication)

#### APPLICATION INFORMATION



- NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Adjust R1 for VOA = 0 V with code 10000000 in DACA latch. Adjust R3 for  $V_{\mbox{OB}}$  = 0 V with 10000000 in DACB latch.
  - B. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.
  - C. C1 and C2 phase compensation capacitors (10 pF to 15 pF) may be required if A1 and A3 are high-speed amplifiers.

Figure 3. Bipolar Operation (4-Quadrant Operation)




NOTE A: A = decoded address for TLC7628 DACA A + 1 = decoded address for TLC7628 DACB

Figure 4. TLC7628 — Intel 8051 Interface



#### **APPLICATION INFORMATION**



NOTE A: A = decoded address for TLC7628 DACA
A + 1 = decoded address for TLC7628 DACB

Figure 5. TLC7628 - 6800 Interface

#### voltage-mode operation

The current-multiplying DAC in these devices can be operated in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output terminal. The analog output voltage is then available at the reference voltage terminal. An example of a current-multiplying DAC operating in voltage mode is shown in Figure 6. The relationship between the fixed input voltage and the analog output voltage is given by the following equation:

Analog output voltage = fixed input voltage (D/256)

where D = the digital input. In voltage-mode operation, these devices meet the following specification:




Figure 6. Current-Multiplying DAC Operating in Voltage Mode



#### PRINCIPLES OF OPERATION

These devices contain two, identical, 8-bit, multiplying DACs, DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between the DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA or DACB with all digital inputs low is shown in Figure 7.

Figure 8 shows the DACA or DACB equivalent circuit. Both DACs share the analog ground terminal 1 (AGND). With all digital inputs high, the reference current flows to OUTA. A small leakage current ( $I_{lkg}$ ) flows across internal junctions, and as with most semiconductor devices, doubles every 10°C. The  $C_0$  is caused by the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of  $C_0$  is 25 pF to 60 pF maximum. The equivalent output resistance ( $I_0$ ) varies with the input code from 0.8R to 3R where R is the nominal value of the ladder resistor in the R-2R network.

These devices interface to a microprocessor through the data bus,  $\overline{CS}$ ,  $\overline{WR}$ , and  $\overline{DACA}/DACB$  control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, the analog output on these devices, specified by the  $\overline{DACA}/DACB$  control line, responds to the activity on the DB0–DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{CS}$  signal or  $\overline{WR}$  signal goes high, the data on the DB0–DB7 inputs is latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled, regardless of the state of the  $\overline{WR}$  signal.

The digital inputs of these devices provide TTL compatibility when operated from a supply voltage of 10.8 V to 15.75 V.





Figure 7. Simplified Functional Circuit for DACA or DACB



Latch A or Latch B Loaded With 11111111

Figure 8. TLC7628 Equivalent Circuit for DACA or DACB



#### **PRINCIPLES OF OPERATION**

**Table 1. MODE SELECTION TABLE** 

DACA/DACB	CS	WR	DACA	DACB
L	L	L	Write	Hold
Н	L	L	Hold	Write
X	Н	Х	Hold	Hold
Х	Х	Н	Hold	Hold

L = low level, H = high level, X = don't care

**Table 2. Unipolar Binary Code** 

DAC LATCH CONTENTS (see Note 7) MSB LSB	ANALOG OUTPUT
11111111 10000001 10000000 01111111 000000	-V <sub>I</sub> (255/256) -V <sub>I</sub> (129/256) -V <sub>I</sub> (128/256) = -V <sub>I</sub> /2 -V <sub>I</sub> (127/256) -V <sub>I</sub> (1/256) -V <sub>I</sub> (0/256) = 0

Table 3. Bipolar (Offset Binary) Code

DAC LATCH CONTENTS (see Note 8)		ANALOG OUTPUT
MSB	LSB	
1111	1111	V <sub>I</sub> (127/128)
1000001		V <sub>I</sub> (1/128)
1000000		0 V
0111111		−V <sub>I</sub> (1/128)
0000001		-V <sub>I</sub> (127/128)
0000	0000	-V <sub>I</sub> (128/128)

NOTES: 7.  $1 LSB = (2^{-8})V_{\parallel}$ 8.  $1 LSB = (2^{-7})V_{\parallel}$ 



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated