
SLVS079C - DECEMBER 1993 - REVISED AUGUST 1995

- Low  $r_{DS(on)} \dots 0.09 \Omega$  Typ at  $V_{GS} = -10 \text{ V}$
- 3 V Compatible
- Requires No External V<sub>CC</sub>
- TTL and CMOS Compatible Inputs
- V<sub>GS(th)</sub> = −1.5 V Max
- Available in Ultrathin TSSOP Package (PW)
- ESD Protection Up to 2 kV per MIL-STD-883C, Method 3015


#### description


The TPS1101 is a single, low- $r_{DS(on)}$ , P-channel, enhancement-mode MOSFET. The device has been optimized for 3-V or 5-V power distribution in battery-powered systems by means of the Texas Instruments LinBiCMOS<sup>TM</sup> process. With a maximum  $V_{GS(th)}$  of -1.5 V and an  $I_{DSS}$  of only  $0.5~\mu A$ , the TPS1101 is the ideal high-side switch for low-voltage, portable battery-management systems where maximizing battery life is a primary concern. The low  $r_{DS(on)}$  and excellent ac characteristics (rise time 5.5 ns typical) of the TPS1101 make it the logical choice for low-voltage switching applications such as power switches for pulse-width-modulated (PWM) controllers or motor/bridge drivers.

The ultrathin thin shrink small-outline package or TSSOP (PW) version fits in height-restricted places where other P-channel MOSFETs cannot. The size advantage is especially important where board height restrictions do not allow for an small-outline integrated circuit (SOIC) package. Such applications include notebook computers, personal digital assistants (PDAs), cellular



**D PACKAGE** 





NC - No internal connection

telephones, and PCMCIA cards. For existing designs, the D-packaged version has a pinout common with other P-channel MOSFETs in SOIC packages.

#### **AVAILABLE OPTIONS**


	PACKAGED	CHIP FORM	
TJ	SMALL OUTLINE (D)	TSSOP (PW)	(Y)
-40°C to 150°C	TPS1101D	TPS1101PWLE	TPS1101Y

<sup>&</sup>lt;sup>†</sup> The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS1101DR). The PW package is only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TPS1101PWLE). The chip form is tested at 25°C.

LinBiCMOS is a trademark of Texas Instruments Incorporated.




#### schematic



NOTE A. For all applications, all source terminals should be connected and all drain terminals should be connected.

#### **TPS1101Y** chip information

This chip, when properly assembled, displays characteristics similar to the TPS1101. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.



SLVS079B - DECEMBER 1993 - REVISED AUGUST 1995

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

					UNIT	
Drain-to-source voltage, V <sub>DS</sub>						
Gate-to-source voltage, VGS						
		D package	T <sub>A</sub> = 25°C	±0.62		
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		T <sub>A</sub> = 125°C	±0.39	A	
	$V_{GS} = -2.7 \text{ V}$	PW package	T <sub>A</sub> = 25°C	±0.61		
		1 W package	T <sub>A</sub> = 125°C	±0.38		
		D package	T <sub>A</sub> = 25°C	±0.88		
	V <sub>GS</sub> = -3 V	D раскауе	T <sub>A</sub> = 125°C	±0.47		
	VGS = -3 V	PW package	T <sub>A</sub> = 25°C	±0.86		
Continuous drain current (T <sub>J</sub> = 150°C), I <sub>D</sub> ‡		Pw package	T <sub>A</sub> = 125°C	±0.45		
Continuous drain current (1 J = 150°C), ID+		D package	T <sub>A</sub> = 25°C	±1.52		
	$V_{GS} = -4.5 \text{ V}$		T <sub>A</sub> = 125°C	±0.71		
	VGS = -4.5 V	PW package	T <sub>A</sub> = 25°C	±1.44		
			T <sub>A</sub> = 125°C	±0.67		
		D package	T <sub>A</sub> = 25°C	±2.30		
	V <sub>GS</sub> = -10 V	Браскаде	T <sub>A</sub> = 125°C	±1.04		
	VGS = -10 V	PW package	T <sub>A</sub> = 25°C	±2.18		
		1 W package	T <sub>A</sub> = 125°C	±0.98		
Pulsed drain current, I <sub>D</sub> ‡			T <sub>A</sub> = 25°C	±10	Α	
Continuous source current (diode conduction), IS	-1.1	Α				
Storage temperature range, T <sub>Stg</sub>	-55 to 150	°C				
Operating junction temperature range, T <sub>J</sub>	-40 to 150	°C				
Operating free-air temperature range, TA	-40 to 125	°C				
Lead temperature 1,6 mm (1/16 inch) from case for 10 se	260	°C				

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	791 mW	6.33 mW/°C	506 mW	411 mW	158 mW
PW	710 mW	5.68 mW/°C	454 mW	369 mW	142 mW

<sup>&</sup>lt;sup>‡</sup> Maximum values are calculated using a derating factor based on  $R_{\theta JA} = 158^{\circ}$ C/W for the D package and  $R_{\theta JA} = 176^{\circ}$ C/W for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.

<sup>‡</sup> Maximum values are calculated using a derating factor based on R<sub>θJA</sub> = 158°C/W for the D package and R<sub>θJA</sub> = 176°C/W for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.

## TPS1101, TPS1101Y SINGLE P-CHANNEL ENHANCEMENT-MODE MOSFETS

SLVS079C - DECEMBER 1993 - REVISED AUGUST 1995

### electrical characteristics at $T_J = 25^{\circ}C$ (unless otherwise noted)

#### static


	PARAMETER		TEST CONDITIONS		TPS1101			TPS1101Y			UNIT
FARAIVIETER		TEST CONDITIONS			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$	$I_D = -250 \mu\text{A}$		-1	-1.25	-1.5		-1.25		>
V <sub>SD</sub>	Source-to-drain voltage (diode-for- ward voltage) <sup>†</sup>	I <sub>S</sub> = -1 A,	V <sub>GS</sub> = 0 V			-1.04			-1.04		٧
I <sub>GSS</sub>	Reverse gate current, drain short circuited to source	V <sub>DS</sub> = 0 V,	V <sub>GS</sub> = -12 V				±100				nA
Inna	Zero-gate-voltage	V <sub>DS</sub> = -12 V,	\\oo - 0 \\	T <sub>J</sub> = 25°C			-0.5				
IDSS	drain current	VDS = -12  V,	VGS = 0 V	T <sub>J</sub> = 125°C			-10				μΑ
		$V_{GS} = -10 \text{ V}$	$I_D = -2.5 A$			90			90		
,	Static drain-to-source	$V_{GS} = -4.5 \text{ V}$	$I_D = -1.5 A$			134	190		134		<b>m</b> O
rDS(on)	on-state resistance†	$V_{GS} = -3 \text{ V}$ $V_{GS} = -2.7 \text{ V}$				198	310		198		mΩ
		$V_{GS} = -2.7 \text{ V}$	ID = -0.5 A			232	400		232		
9fs	Forward transconductance†	$V_{DS} = -10 \text{ V},$	I <sub>D</sub> = -2 A			4.3			4.3		S

<sup>†</sup> Pulse test: pulse duration ≤ 300 μs, duty cycle ≤ 2%

#### dynamic

PARAMETER		TEST CONDITIONS			TPS1101, TPS1101Y				
	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
Qg	Total gate charge					11.25			
Qgs	Gate-to-source charge	$V_{DS} = -10 V$ ,	$V_{GS} = -10 \text{ V},$	$I_D = -1 A$		1.5		nC	
Q <sub>gd</sub>	Gate-to-drain charge	1				2.6			
t <sub>d(on)</sub>	Turn-on delay time					6.5		ns	
td(off)	Turn-off delay time	$V_{DD} = -10 \text{ V},$	$R_L$ = 10 Ω, See Figures 1 and 2	$I_D = -1 A$ ,		19		ns	
t <sub>r</sub>	Rise time	$R_G = 6 \Omega$ ,				5.5			
t <sub>f</sub>	Fall time	]				13		ns	
t <sub>rr(SD)</sub>	Source-to-drain reverse recovery time	$I_F = 5.3 A$ ,	di/dt = 100 A/μs			16	·		

#### PARAMETER MEASUREMENT INFORMATION






Figure 1. Switching-Time Test Circuit

Figure 2. Switching-Time Waveforms

#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**

		FIGURE
Drain current	vs Drain-to-source voltage	3
Drain current	vs Gate-to-source voltage	4
Static drain-to-source on-state resistance	vs Drain current	5
Capacitance	vs Drain-to-source voltage	6
Static drain-to-source on-state resistance (normalized)	vs Junction temperature	7
Source-to-drain diode current	vs Source-to-drain voltage	8
Static drain-to-source on-state resistance	vs Gate-to-source voltage	9
Gate-to-source threshold voltage	vs Junction temperature	10
Gate-to-source voltage	vs Gate charge	11

#### **TYPICAL CHARACTERISTICS**





Figure 3

#### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



#### DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE





Figure 4

# CAPACITANCE† vs DRAIN-TO-SOURCE VOLTAGE



$$\begin{array}{l} \mbox{$\uparrow$ $C$}_{iss} = C_{gs} + C_{gd}, \ C_{ds(shorted)} \\ \mbox{$\downarrow$ $C$}_{rss} = C_{gd}, \ C_{oss} = C_{ds} + \frac{C_{gs} \ C_{gd}}{C_{gs} + C_{gd}} \approx C_{ds} + C_{gd} \end{array}$$

Figure 6

**SOURCE-TO-DRAIN DIODE CURRENT** 

**SOURCE-TO-DRAIN VOLTAGE** 

#### TYPICAL CHARACTERISTICS

#### STATIC DRAIN-TO-SOURCE **ON-STATE RESISTANCE (NORMALIZED)**

#### JUNCTION TEMPERATURE




Figure 7

# **Pulse Test** SD-Source-to-Drain Diode Current - A T<sub>J</sub> = 150°C TJ = 25°C




Figure 8

## STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

#### **GATE-TO-SOURCE VOLTAGE**




Figure 9

## **GATE-TO-SOURCE THRESHOLD VOLTAGE**




Figure 10

#### **TYPICAL CHARACTERISTICS**

## GATE-TO-SOURCE VOLTAGE vs





Figure 11

#### THERMAL INFORMATION



NOTE B. Values are for the D package and are FR4-board-mounted only.

#### **APPLICATION INFORMATION**




Figure 14. Notebook Load Management




Figure 15. Cellular Phone Output Drive

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated