## TPS1120, TPS1120Y DUAL P-CHANNEL ENHANCEMENT-MODE MOSFETS


SLVS080A - MARCH 1994 - REVISED AUGUST 1995

- Low r<sub>DS(on)</sub> . . . 0.18 Ω at V<sub>GS</sub> = -10 V
- 3-V Compatible
- Requires No External V<sub>CC</sub>
- TTL and CMOS Compatible Inputs
- $V_{GS(th)} = -1.5 \text{ V Max}$
- ESD Protection Up to 2 kV per MIL-STD-883C, Method 3015

#### 

#### description

The TPS1120 incorporates two independent p-channel enhancement-mode MOSFETs that have been optimized, by means of the Texas Instruments LinBiCMOS™ process, for 3-V or 5-V



power distribution in battery-powered systems. With a maximum  $V_{GS(th)}$  of -1.5 V and an  $I_{DSS}$  of only  $0.5\,\mu\text{A}$ , the TPS1120 is the ideal high-side switch for low-voltage portable battery-management systems, where maximizing battery life is a primary concern. Because portable equipment is potentially subject to electrostatic discharge (ESD), the MOSFETs have built-in circuitry for 2-kV ESD protection. End equipment for the TPS1120 includes notebook computers, personal digital assistants (PDAs), cellular telephones, bar-code scanners, and PCMCIA cards. For existing designs, the TPS1120D has a pinout common with other p-channel MOSFETs in small-outline integrated circuit SOIC packages.

The TPS1120 is characterized for an operating junction temperature range, T<sub>J</sub>, from −40°C to 150°C.

#### **AVAILABLE OPTIONS**

	PACKAGED DEVICEST	CHIP FORM
ТЈ	SMALL OUTLINE (D)	(Y)
-40°C to 150°C	TPS1120D	TPS1120Y

<sup>†</sup> The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS1120DR). The chip form is tested at 25°C.




Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

LinBiCMOS is a trademark of Texas Instruments Incorporated.




#### schematic



† For all applications, both drain pins for each device should be connected.

#### **TPS1120Y** chip information

This chip, when properly assembled, displays characteristics similar to the TPS1120C. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chip may be mounted with conductive epoxy or a gold-silicon preform.



SLVS080A- MARCH 1994 - REVISED AUGUST 1995

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

				UNIT	
Drain-to-source voltage, V <sub>DS</sub> –15					
Gate-to-source voltage, VGS	2 or –15	V			
	V <sub>GS</sub> = -2.7 \	T <sub>A</sub> = 25°C	±0.39		
	VGS = -2.7 V	T <sub>A</sub> = 125°C	±0.21	А	
	V <sub>GS</sub> = -3 V	T <sub>A</sub> = 25°C	±0.5		
Continuous drain current, each device (T <sub>J</sub> = 150°C), I <sub>D</sub>	VGS = −3 V	T <sub>A</sub> = 125°C	±0.25		
	Vaa - 45\	T <sub>A</sub> = 25°C	±0.74		
	$V_{GS} = -4.5 \text{ V}$	T <sub>A</sub> = 125°C	±0.34		
	V 10 V	T <sub>A</sub> = 25°C	±1.17		
	V <sub>GS</sub> = -10 V	T <sub>A</sub> = 125°C	±0.53		
Pulse drain current, I <sub>D</sub>	ulse drain current, ID				
Continuous source current (diode conduction), IS		T <sub>A</sub> = 25°C	-1	Α	
Continuous total power dissipation	ipation Rating	Table			
Storage temperature range, T <sub>Stg</sub>	-55 to 150	°C			
Operating junction temperature range, T <sub>J</sub>	-40 to 150	°C			
Operating free-air temperature range, T <sub>A</sub>	-40 to 125	°C			
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds					

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{$A$}} \leq 25^{\circ}\mbox{$C$}$ POWER RATING	DERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	840 mW	6.71 mW/°C	538 mW	437 mW	169 mW

<sup>‡</sup> Maximum values are calculated using a derating factor based on R<sub>θJA</sub> = 149°C/W for the package. These devices are mounted on an FR4 board with no special thermal considerations.

### TPS1120, TPS1120Y DUAL P-CHANNEL ENHANCEMENT-MODE MOSFETS

SLVS080A - MARCH 1994 - REVISED AUGUST 1995

### electrical characteristics at $T_J = 25^{\circ}C$ (unless otherwise noted)

#### static

PARAMETER		TEST CONDITIONS		TPS1120			UNIT	
	FARAIVIETER		TEST CONDITIONS			TYP	MAX	UNIT
VGS(th)	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$	$I_D = -250 \mu\text{A}$		-1	-1.25	-1.50	V
V <sub>SD</sub>	Source-to-drain voltage (diode forward voltage)†	$I_{S} = -1 A,$	V <sub>GS</sub> = 0 V			-0.9		٧
IGSS	Reverse gate current, drain short circuited to source	V <sub>DS</sub> = 0 V,	V <sub>GS</sub> = -12 V				±100	nA
Inna	Zoro goto voltago droip ourrent	V=0 - 12 V	Vaa - 0 V	T <sub>J</sub> = 25°C			-0.5	
IDSS	Zero-gate-voltage drain current	$V_{DS} = -12 \text{ V},  V_{C}$	VGS = 0 V	T <sub>J</sub> = 125°C			-10	μΑ
		$V_{GS} = -10 \text{ V}$	$I_D = -1.5 A$			180		
 	$V_{GS} = -4.5^{\circ}$	$V_{GS} = -4.5 \text{ V}$	$I_D = -0.5 A$			291	400	mΩ
rDS(on)	Static drain-to-source on-state resistance <sup>†</sup>	$V_{GS} = -3 V$	I- 02A			476	700	11122
		$V_{GS} = -2.7 \text{ V}$ $I_{D} = -0.2$	$I_D = -0.2 \text{ A}$			606	850	
9fs	Forward transconductance <sup>†</sup>	$V_{DS} = -10 \text{ V},$	I <sub>D</sub> = -2 A			2.5		S

<sup>†</sup> Pulse test: pulse width ≤ 300 μs, duty cycle ≤ 2%

#### static

PARAMETER		TEST CONDITIONS		TPS1120Y			
				MIN	TYP	MAX	UNIT
VGS(th)	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = -250 μA		-1.25		V
V <sub>SD</sub>	Source-to-drain voltage (diode forward voltage)†	I <sub>S</sub> = -1 A,	VGS = 0 V		-0.9		V
		V <sub>GS</sub> = -10 V	I <sub>D</sub> = -1.5 A		180		
, , , , , , , , , , , , , , , , , , ,			$I_D = -0.5 A$		291		mΩ
rDS(on)	Static drain-to-source on-state resistance†	$V_{GS} = -3 V$	I <sub>D</sub> = -0.2 A		476		11122
		$V_{GS} = -3 \text{ V}$ $V_{GS} = -2.7 \text{ V}$	ID = -0.2 A		606		
9fs	Forward transconductance <sup>†</sup>	$V_{DS} = -10 \text{ V},$	I <sub>D</sub> = -2 A		2.5		S


<sup>†</sup> Pulse test: pulse width ≤ 300 μs, duty cycle ≤ 2%


#### dynamic

PARAMETER		TEST CONDITIONS			TPS1120, TPS1120Y			UNIT
					MIN	TYP	MAX	UNIT
Qg	Total gate charge					5.45		
Qgs	Gate-to-source charge	$V_{DS} = -10 \text{ V},$	$V_{GS} = -10 \text{ V},$	$I_{D} = -1 A$		0.87		nC
Q <sub>gd</sub>	Gate-to-drain charge	1				1.4		
<sup>t</sup> d(on)	Turn-on delay time					4.5		ns
<sup>t</sup> d(off)	Turn-off delay time		$V_{DD} = -10 \text{ V},  R_L = 10 \Omega,$ $R_G = 6 \Omega,  \text{See Figures 1 and 2}$	$I_{D} = -1 A$ ,		13		ns
t <sub>r</sub>	Rise time	$R_G = 6 \Omega$ ,				10		
tf	Fall time					2		ns
trr(SD)	Source-to-drain reverse recovery time	$I_F = 5.3 A$ ,	di/dt = 100 A/μs			16		

SLVS080A-MARCH 1994 - REVISED AUGUST 1995

#### PARAMETER MEASUREMENT INFORMATION










Figure 2. Switching-Time Waveforms

#### TYPICAL CHARACTERISTICS<sup>†</sup>

#### **Table of Graphs**

		FIGURE
Drain current	vs Drain-to-source voltage	3
Drain current	vs Gate-to-source voltage	4
Static drain-to-source on-state resistance	vs Drain current	5
Capacitance	vs Drain-to-source voltage	6
Static drain-to-source on-state resistance (normalized)	vs Junction temperature	7
Source-to-drain diode current	vs Source-to-drain voltage	8
Static drain-to-source on-state resistance	vs Gate-to-source voltage	9
Gate-to-source threshold voltage	vs Junction temperature	10
Gate-to-source voltage	vs Gate charge	11






 $\ensuremath{^{\dagger}}$  All characteristics data applies for each independent MOSFET incorporated on the TPS1120.

#### TYPICAL CHARACTERISTICS

#### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




**CAPACITANCE DRAIN-TO-SOURCE VOLTAGE** 350 V<sub>GS</sub> = 0 f = 1 MHz 300 TJ = 25°C c<sub>iss</sub>† 250 C - Capacitance - pF 200 Coss 150 100 Crss‡ 50 0-1-2-3-4-5-6-7-8-9-10-11-12 V<sub>DS</sub> - Drain-to-Source Voltage - V

 $\begin{tabular}{lll} & \dagger & C_{iss} & = & C_{gs} + C_{gd}, & C_{ds(shorted)} \\ & \dagger & C_{rss} & = & C_{gd}, & C_{oss} & = & C_{ds} + \frac{C_{gs} C_{gd}}{C_{gs} + C_{gd}} \approx C_{ds} + C_{gd} \\ \end{tabular}$ 

Figure 6


Figure 5





## SOURCE-TO-DRAIN DIODE CURRENT

#### vs SOURCE-TO-DRAIN VOLTAGE



#### **TYPICAL CHARACTERISTICS**

#### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE **GATE-TO-SOURCE VOLTAGE** 0.7 $I_D = -1 A$ r DS(on) - Static Drain-to-Source On-State $\bar{T_J} = 25^{\circ}C$ 0.6 0.5 Resistance $-\Omega$ 0.4 0.3 0.2 0.1 0 - 1 - 3 - 9 - 11 - 13

V<sub>GS</sub> – Gate-to-Source Voltage – V

Figure 9

## 

T<sub>J</sub> – Junction Temperature – °C

Figure 10

# GATE-TO-SOURCE VOLTAGE vs GATE CHARGE




Figure 11

#### THERMAL INFORMATION

# DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




Figure 12

## TRANSIENT JUNCTION-TO-AMBIENT THERMAL IMPEDANCE

#### vs PULSE DURATION




Figure 13

NOTE A: FR4-board-mounted only



#### THERMAL INFORMATION

The profile of the heat sinks used for thermal measurements is shown in Figure 14. Board type is FR4 with 1-oz copper and 1-oz tin/lead (63/37) plate. Use of vias or through-holes to enhance thermal conduction was avoided.

Figure 15 shows a family of  $R_{\theta JA}$  curves. The  $R_{\theta JA}$  was obtained for various areas of heat sinks while subject to air flow. Power remained fixed at 0.25 W per device or 0.50 W per package. This testing was done at 25°C.

As Figure 14 illustrates, there are two separated heat sinks for each package. Each heat sink is coupled to the lead that is internally tied to a single MOSFET source and is half the total area, as shown in Figure 15. For example, if the total area shown in Figure 15 is 4 cm<sup>2</sup>, each heat sink is 2 cm<sup>2</sup>.





Figure 14. Profile of Heat Sinks



TEXAS INSTRUMENTS

#### THERMAL INFORMATION

Figure 16 illustrates the thermally enhanced (SO) lead frame. Attaching the two MOSFET dies directly to the source terminals allows maximum heat transfer into a power plane.




Figure 16. TPS1120 Dual MOSFET SO-8 Lead Frame

#### **APPLICATION INFORMATION**




Figure 17. Notebook Load Management

Figure 18. Cellular Phone Output Drive

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated