
- Low r_{DS(on)} . . . 5 Ω Typical
- Avalanche Energy . . . 30 mJ
- Eight Power DMOS-Transistor Outputs of 150-mA Continuous Current
- 500-mA Typical Current-Limiting Capability
- Output Clamp Voltage . . . 50 V
- Four Distinct Function Modes
- Low Power Consumption

description

This power logic 8-bit addressable latch controls open-drain DMOS-transistor outputs and is designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and decoders or demultiplexers. This is a multifunctional device capable of storing single-line data in eight addressable latches and 3-to-8 decoder or demultiplexer with active-low DMOS outputs.

Four distinct modes of operation are selectable by controlling the clear (\overline{CLR}) and enable (\overline{G}) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in (D) terminal is written into the addressed latch. The addressed DMOS-transistor output inverts the data input with all unaddressed DMOS-transistor outputs remaining in their previous states. In the memory mode, all DMOS-transistor outputs remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latch, enable G should be held high (inactive) while the address lines are changing. In the 3-to-8 decoding or demultiplexing mode, the addressed output is inverted with respect to the D input and all other



NC - No internal connection

FUNCTION TABLE

| INPUTS CLR G D | | S | OUTPUT OF | EACH | FUNCTION | | |
|-----------------|--------|--------|--------------------|------------------------------------|-------------------------|--|--|
| | | D | ADDRESSED DRAIN | OTHER DRAIN | | | |
| H H | L L | H L | L H | Q _{io} Q _{io} | Addressable Latch | | |
| Н | Н | Χ | Q _{io} | Q _{io} | Memory | | |
| L L | L L | H L | L H | H H | 8-Line Demultiplexer | | |
| L | Н | Χ | Н | Н | Clear | | |

LATCH SELECTION TABLE

| SELE | CT IN | DRAIN | | | | | |
|------|-------|-------|-----------|--|--|--|--|
| S2 | S1 | S0 | ADDRESSED | | | | |
| L | L | L | 0 | | | | |
| L | L | Н | 1 | | | | |
| L | Н | L | 2 | | | | |
| L | Н | Н | 3 | | | | |
| Н | L | L | 4 | | | | |
| Н | L | Н | 5 | | | | |
| Н | Н | L | 6 | | | | |
| Н | Н | Н | 7 | | | | |


H = high level, L = low level

outputs are off. In the clear mode, all outputs are off and unaffected by the address and data inputs. When data is low for a given output, the DMOS-transistor output is off. When data is high, the DMOS-transistor output has sink-current capability.

Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sink-current capability. Each output provides a 500-mA typical current limit at $T_C = 25^{\circ}C$. The current limit decreases as the junction temperature increases for additional device protection.


The TPIC6B259 is characterized for operation over the operating case temperature range of -40°C to 125°C.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)





SLIS030 - APRIL 1994

schematic of inputs and outputs



absolute maximum ratings over the recommended operating case temperature range (unless otherwise noted)†

| Logic supply voltage, V _{CC} (see Note 1) | |
|--|------------------------------|
| Power DMOS drain-to-source voltage, V _{DS} (see Note 2) | |
| Continuous source-to-drain diode anode current | |
| Pulsed source-to-drain diode anode current (see Note 3) | |
| Pulsed drain current, each output, all outputs on, I _D , T _C = 25°C (see Note 3) | |
| Continuous drain current, each output, all outputs on, I _D , T _C = 25°C | |
| Peak drain current single output, I _{DM} , T _C = 25°C (see Note 3) | |
| Single-pulse avalanche energy, E _{AS} (see Figure 4) | |
| Avalanche current, I _{AS} (see Note 4) | 500 mA |
| Continuous total dissipation | See Dissipating Rating Table |
| Operating virtual junction temperature range, T _J | –40°C to 150°C |
| Operating case temperature range, T _C | 40°C to 125°C |
| Storage temperature range | 65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to GND.
 - 2. Each power DMOS source is internally connected to GND.
 - 3. Pulse duration \leq 100 μ s and duty cycle \leq 2%.
 - 4. DRAIN supply voltage = 15 V, starting junction temperature (T_{JS}) = 25°C, L = 200 mH, I_{AS} = 0.5 A (see Figure 4).

DISSIPATION RATING TABLE

| PACKAGE | $T_C \le 25^{\circ}C$ POWER RATING | DERATING FACTOR ABOVE T _C = 25°C | T _C = 125°C POWER RATING | | |
|---------|------------------------------------|--|--|--|--|
| DW | 1389 mW | 11.1 mW/°C | 278 mW | | |
| N | 1050 mW | 10.5 mW/°C | 263 mW | | |



SLIS030 - APRIL 1994

recommended operating conditions

| | MIN | MAX | UNIT |
|---|----------------------|----------------------|------|
| Logic supply voltage, V _{CC} | 4.5 | 5.5 | V |
| High-level input voltage, V _{IH} | 0.85 V _{CC} | | V |
| Low-level input voltage, V _{IL} | | 0.15 V _{CC} | ٧ |
| Pulsed drain output current, T _C = 25°C, V _{CC} = 5 V (see Notes 3 and 5) | -500 | 500 | mA |
| Setup time, D high before $\overline{G} \uparrow$, t_{SU} (see Figure 2) | 20 | | ns |
| Hold time, D high after $\overline{G}\uparrow$, th (see Figure 2) | 20 | | ns |
| Pulse duration, t _W (see Figure 2) | 40 | | ns |
| Operating case temperature, T _C | -40 | 125 | °C |

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{C} = 25^{\circ}\text{C}$ (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS | | | TYP | MAX | UNIT |
|----------------------|--|--|--------------------------|---------------------------------------|----|------|-----|------|
| V _{(BR)DSX} | Drain-to-source breakdown voltage | I _D = 1 mA | | | 50 | | | V |
| V _{SD} | Source-to-drain diode forward voltage | IF = 100 mA | | | | 0.85 | 1 | V |
| ΙΗ | High-level input current | $V_{CC} = 5.5 \text{ V},$ | $V_I = V_{CC}$ | | | | 1 | μΑ |
| I _{IL} | Low-level input current | $V_{CC} = 5.5 \text{ V},$ | V _I = 0 | | | | -1 | μΑ |
| laa | Logic cumply current | V _{CC} = 5.5 V | All outputs off | | | 20 | 100 | ^ |
| lcc | Logic supply current | ACC = 2.2 A | All outputs on | | | 150 | 300 | μΑ |
| IN | Nominal current | V _{DS(on)} = 0.5 V, See Notes 5, 6, a | | $T_C = 85^{\circ}C$, | | 90 | | mA |
| 1 | Off state design surrent | $V_{DS} = 40 \text{ V},$ | V _{CC} = 5.5 V | | | 0.1 | 5 | ^ |
| DSX | Off-state drain current | V _{DS} = 40 V, | V _{CC} = 5.5 V, | T _C = 125°C | | 0.15 | 8 | μΑ |
| | | I _D = 100 mA, | V _{CC} = 4.5 V | | | 4.2 | 5.7 | |
| rDS(on) | Static drain-to-source on-state resistance | $I_D = 100 \text{ mA},$ $T_C = 125^{\circ}\text{C}$ | V _{CC} = 4.5 V, | See Notes 5 and 6 and Figures 6 and 7 | | 6.8 | 9.5 | Ω |
| | | $I_D = 350 \text{ mA},$ | V _{CC} = 4.5 V | | | 5.5 | 8 | |

switching characteristics, V_{CC} = 5 V, T_{C} = 25°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|---|--|-----|-----|-----|------|
| tPLH | Propagation delay time, low-to-high-level output from D | | | 150 | | ns |
| tPHL | Propagation delay time, high-to-low-level output from D | $C_L = 30 \text{ pF}, \qquad I_D = 100 \text{ mA},$ | | 90 | | ns |
| t _r | Rise time, drain output | See Figures 1, 2, and 8 | | 200 | | ns |
| tf | Fall time, drain output | | | 200 | | ns |
| ta | Reverse-recovery-current rise time | $I_F = 100 \text{ mA}, \qquad di/dt = 20 \text{ A/}\mu\text{s},$ | | 100 | | nc |
| t _{rr} | Reverse-recovery time | See Notes 5 and 6 and Figure 3 | | 300 | | ns |


- NOTES: 3. Pulse duration ≤ 100 μs and duty cycle ≤ 2%.
 - 5. Technique should limit $T_J T_C$ to 10°C maximum.
 - 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
 - Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T_C = 85°C.



SLIS030 - APRIL 1994

thermal resistance


| PARAMETER | | | TEST CONDITIONS | MIN | MAX | UNIT |
|-----------------|--|------------|--------------------------------|-----|-----|------|
| $R_{\theta JA}$ | Thermal registence junction to embient | DW package | All 8 outputs with equal power | | 90 | °C/W |
| | Thermal resistance junction-to-ambient | N package | All 8 outputs with equal power | | 95 | C/VV |



- NOTES: A. The word generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $t_W = 300$ ns, pulsed repetition rate (PRR) = 5 kHz,
 - B. C_L includes probe and jig capacitance.


Figure 1. Resistive-Load Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The word generator has the following characteristics: $t_{\Gamma} \le 10$ ns, $t_{W} = 300$ ns, pulsed repetition rate (PRR) = 5 kHz, $Z_{O} = 50 \ \Omega$.
 - B. CL includes probe and jig capacitance.

Figure 2. Test Circuit, Switching Times, and Voltage Waveforms




- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
 - B. The V_{GG} amplitude and R_G are adjusted for di/dt = 20 A/ μ s. A V_{GG} double-pulse train is used to set I_F = 0.1 A, where t₁ = 10 μ s, t₂ = 7 μ s, and t₃ = 3 μ s.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode



PARAMETER MEASUREMENT INFORMATION




NOTES: A. The word generator has the following characteristics: $t_{\Gamma} \le 10$ ns, $t_{\Gamma} \le 10$ ns, $t_{\Omega} = 50 \ \Omega$.

B. Input pulse duration, t_W , is increased until peak current $I_{AS} = 0.5 \text{ A}$. Energy test level is defined as $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{aV}/2 = 30 \text{ mJ}$.

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS




DRAIN-TO-SOURCE ON-STATE RESISTANCE vs **DRAIN CURRENT** $^{ m LDS(on)}$ – Drain-to-Source On-State Resistance – $^{ m CO}$ **VCC = 5 V** See Note A 16 14 T_C = 125°C 12 10 8 6 T_C = 25°C $T_C = -40^{\circ}C$ 2 0 0 100 200 300 400 500 600 700 ID - Drain Current - mA

NOTE A: Technique should limit $T_J - T_C$ to 10°C maximum.

Figure 6

TYPICAL CHARACTERISTICS

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



NOTE A: Technique should limit $T_J - T_C$ to 10°C maximum.

SWITCHING TIME vs CASE TEMPERATURE





Figure 8

THERMAL INFORMATION



MAXIMUM PEAK DRAIN CURRENT OF EACH OUTPUT NUMBER OF OUTPUTS CONDUCTING **SIMULTANEOUSLY** - Maximum Peak Drain Current of Each Output - A 0.5 d = 10% 0.45 d = 20%0.4 0.35 d = 50%0.3 0.25 d = 80%0.2 0.15 $V_{CC} = 5 V$ $T_C = 25$ °C 0.1 $d = t_W/t_{period}$ 0.05 = 1 ms/tperiod 0 ٥ 5 8 N - Number of Outputs Conducting Simultaneously

Figure 10

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated