

Data sheet acquired from Harris Semiconductor SCHS024

CMOS 8-Stage Static Shift Registers

High-Voltage Types (20-Volt Rating) CD4014B:


Synchronous Parallel or Serial Input/Serial Output

CD4021B:

Asynchronous Parallel Input or Synchronous Serial Input/Serial Output

■ CD4014B and CD4021B series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs. a single SERIAL data input, and individual parallel "JAM" inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. In addition to an output from stage 8, "Q" outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the positive clock line transition in the CD4014B. In the CD4021B serial entry is synchronous with the clock but parallel entry is asynchronous. In both types, entry is controlled by the PARALLEL/SERIAL CONTROL input. When the PARALLEL/SERIAL CON-TROL input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the PARALLEL/SERIAL CONTROL input is high, data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line. In the CD4021B, the CLOCK input of the internal stage is "forced" when asynchronous parallel entry is made. Register expansion using multiple packages is permitted.

The CD4014B and CD4021B series types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).




TERMINAL DIAGRAM CD4014B, CD4021B

CD4014B, CD4021B Types

Features:

- Medium-speed operation . . . 12 MHz (typ.) clock rate at VDD-VSS = 10 V
- Fully static operation
- 8 master-slave flip-flops plus output buffering and control gating
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V_{DD} = 5 V
 2 V at V_{DD} = 10 V
 2.5 V at V_{DD} = 15 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative
 Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"




Applications:

- Parallel input/serial output data queueing
- Parallel to serial data conversion
- General-purpose register

RECOMMENDED OPERATING CONDITIONS AT $T_A = 25^{\circ}$ C, Unless Otherwise Specified For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	V _{DD}	LIN	UNITS		
	(V)	Min.	Max.		
Supply-Voltage Range (T _A = Full Package-Temperature Range)	_	3	18	v	
Clock Pulse Width, tw	5	180	-		
Clock Palse Width, tW	10 15	80 50	_	ns	
	5	_	3		
Clock Frequency, f _{CL}	10 15	_	6 8.5	MHz	
Clark Discount F H T	5	_	15	1	
Clock Rise and Fall Time, t _r CL, t _f CL	10	_	15	μs	
	15	~	15		
Set-up Time, t _s :				İ	
Serial Input	5	120	_		
(ref. to CL)	10 15	80 60	_	ns	
Parallel Inputs	5	80	_		
CD4014B	10	50	_	ns	
(ref. to CL)	15	40	_		
Parallel Inputs	5	50	_		
CD4021B	10	30	-	ns	
(ref. to P/S)	15	20	_		
Parallel/Serial Control	5	180	_		
CD4014B	10	80	-	ns	
(ref. to CL)	15	60			
Parallel/Serial Pulse Width.	5	160			
tw (CD4021B)	10	80	_	ns	
**	15	50	_	<u> </u>	
Parallel/Serial Removal Time,	5	280	_		
t _{REM} (CD4021B)	10	140	_	ns	
	15	100	_		

CD4014B, CD4021B Types



TRUTH TABLE — CD4014B

CL SER PARSER PI-1 PI-N Q1 (INTER NAL)

X 1 0 0 0 0

X 1 1 0 1 0 1

X 1 1 1 1 1 1 1

0 0 0 X 0 0 0

1 0 0 0 0

X 1 1 1 0 0 0 0

X 1 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 1 0 0 0 0

X 2 0 0 0 0

X 3 0 0 0 0

X 3 0 0 0 0

X 3 0 0 0 0

X 4 0 0 0 0

X 5 0 0 0 0

X 6 0 0 0 0

X 7 0 0 0 0 0

X 7 0 0 0 0 0

X 8 0 0 0 0 0

X 8 0 0 0 0 0

X 8 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0

X 9 0 0 0 0 0 0

X 9 0 0 0 0 0 0

X 9 0 0 0 0 0 0

X 9 0 0 0 0 0 0

X 9 0 0 0 0 0 0

X 9 0 0 0 0 0 0

X 9 0 0 0 0 0 0

X 9 0 0 0 0 0 0

X 9 0 0 0 0 0 0

X 9 0 0 0 0 0 0

X 9 0 0 0 0 0 0

X 9 0

Fig. 1 — Logic diagram for CD4014B.




Fig. 2 - Logic diagram for CD40218.

TRUTH TABLE - CD4021B

L	Serial Input	Parallel/ Serial Control	PI-1	Pl∙n	Q ₁ (Internal)	an
×	×	1	0	0	0	0
х	х	1	0	1	0	1
x	х	1	7	0	1	0
×	х	1	1	1	1	1
$\overline{}$	0	0	х	х	0	Q _n ·1
	1	0	х	х	1	Q _n ·1
\Box	х	0	х	х	Ω1	an
	х		_		R	Q ₁ E CASE

CD4014B, CD4021B Types.

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	and the second s
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	+0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For TA = +100°C to +125°C	Perate Linearity at 12mW/OC to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package T	ypes)
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Take)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max	c +265°C

STATIC EL	ECTRICAL	CHADA	CTER	ICTICE	

CHARAC- TERISTIC	CON	CONDITIONS LIMITS AT INDICATED TEMPERATURES (°C)						°C)	U N I T		
	v _o	VIN	v _{DD}	+25					s		
	(V)	(V)	(V)	-55	_40	+85	+125	Min.	Тур.	Max.	
Quiescent		0,5	5	5	5	150	150	_	0.04	5	
Device		0,10	10	10	10	300	300	_	0.04	10	lμA
Current, IDD Max.		0,15	15	20	20	600	600	-	0.04	20	
ישמיי טטי		0,20	20	100	100	3000	3000	_	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
OL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High	4.6	0,5	5	-0.64	-0.61	-0,42	-0.36	-0.51	-1	_	mΑ
(Source) Current, OH Min.	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	_
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	
Output Voltage:		0,5	5	0.05				_	0	0.05	
Low-Level,	Special.	0,10	.10	0.05				_	0	0.05	
V _{OL} Max.	-	0,15	15	0.05				. -	0	0.05	v
Output	; ;))	0,5	5	4.95				- 4.95	-5	_	
Voltage: High-Level,		0,10	10	9.95				9.95	10	_	
VOH Min.	-	0,15	15	14.95				14.95	15	-	
Input Low	0.5,4.5	_	5	1.5					1.5		
Voltage	1,9		10	3				-	_	3	
V _{IL} Max.	1.5,13.5	_	15	4				-	_	4	l v l
Input High	0.5,4.5	_	5	3.5 3.5				_			
Voltage,	1,9	-	10	7			7		_		
V _{IH} Min.	1.5,13.5	_	15			11		11	_	_	
Input Current I _{IN} Max.	_	0,18	18	±0.1	±0.1					±0.1	μΑ




Fig. 3 — Typical output low (sink) current characteristics.




Fig. 4 – Minimum output low (sink) current characteristics.




Fig. 5 — Typical output high (source) current characteristics.




Fig. 6 — Minimum output high (source) current characteristics.

CD4014B, CD4021B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A=25°C, Input t_r,t_f=20 ns, C_L=50 pF, R_1=200 K Ω

	TEST CONDITIONS					
CHARACTERISTIC		V _{DD}	Min.	Тур.	Max.	UNITS
Propagation Delay Time,		- 5		160	320	
tPLH, tPHL	1	10	_	80	160	ns
TELRI TERLE		15	_	60	120	
Transition Time,		5		100	200	
tTHL, tTLH		10	_	50	100	ns
THEFTICA	<u></u>	15		40	80	
Maximum Clock Input		5	3	6	_	
Frequency, f _{CL}	ļ	10	6	12	_	MHz
1 reducited, 1CT	· .	15	8.5	17	_	
Minimum Clock Pulse		5		90	180	
Width, tw		10	_	40	80	ns
wiath, tW		15		25	50	
Close Birrard Fru T		5	_		15	
Clock Rise and Fall Time,		10	· _		15	μs
t _r CL, t _f CL*		15	_	_	15	د م
Minimum Set-up Time, t _s :		5	·	60	120	
Serial Input		10	_	40	80	ns
(ref. to CL)		15		30	60	113
Parallel Inputs		5		40	80	<u> </u>
CD4014B		10	_	25	50	ns
(ref. to CL)		15		20	40	
Parallel Inputs		5		25	50	
CD4021B		10	_	15	30	ns
(ref. to P/S)		15	_	10	20	
Parallel/Serial Control		5	_	90	180	
CD4014B		10	-	40	80	ns
(ref. to CL)		15	_	30	60	
Minimum Hold Time, tH:		5			0	
Serial In, Parallel In,		10	_	_	Ö	ns
Parallel/Serial Control		15	_	_	ŏ	1,0
Minimum P/S Pulse Width,		5	_	80	160	***************************************
t _{WH}	.	10		40	80	ns
(CD4021B)	ı	15	_	25	50	113
Minimum P/S Removal Time,		5		140	280	
^t REM		10	_	70	140	ns
CD4021B (ref. to CL)		15		50	100	113
Average Input Capacitance, C	Λn.,	Input		5	7.5	ρF

^{*} If more than one unit is cascaded t_rCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.




Fig. 7 — Typical transition time as a function of load capacitance.




Fig. 8 — Typical propagation delay time as a function of load capacitance.




Fig. 9 — Typical dynamic power dissipation as a function of clock input frequency.




Fig. 10 - Dynamic power dissipation test circuit.

CD4014B, CD4021B Types




Fig. 11 — Quiescent device current test circuit.




Fig. 12 - Input voltage test circuit.





Fig. 13 - Input current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated