#### features

- Dual 8-Bit Voltage Output DAC
- Programmable Internal Reference
  - Programmable Settling Time: 0.8  $\mu$ s in Fast Mode ,
    - 2.8 µs in Slow Mode
- Compatible With TMS320 and SPI<sup>™</sup> Serial Ports
- Differential Nonlinearity <0.1 LSB Typ
- Monotonic Over Temperature

## applications

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

## description

The TLV5626 is a dual 8-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface allows glueless interface to TMS320 and SPI<sup>™</sup>, QSPI<sup>™</sup>, and Microwire<sup>™</sup> serial ports. It is programmed with a 16-bit serial string containing 2 control and 8 data bits.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation. With its on-chip programmable precision voltage reference, the TLV5626 simplifies overall system design.

Because of its ability to source up to 1 mA, the reference can also be used as a system reference. Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package to reduce board space in standard commercial and industrial temperature ranges.

	PACKAGE
TA	SOIC
	(D)
0°C to 70°C	TLV5626CD
-40°C to 85°C	TLV5626ID

#### AVAILABLE OPTIONS



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



	(TOP	VIEW	
DIN [ SCLK [ CS [ OUTA [	1 2 3 4	8 7 6 5	V <sub>DD</sub>   OUTB   REF   AGND

**D PACKAGE** 

## functional block diagram



## **Terminal Functions**

TERM	INAL	1/0/P	DESCRIPTION
NAME	NO.	1/0/P	DESCRIPTION
AGND	5	Р	Ground
CS	3	I	Chip select. Digital input active low, used to enable/disable inputs
DIN	1	I	Digital serial data input
OUTA	4	I	DAC A analog voltage output
OUTB	7	0	DAC B analog voltage output
REF	6	I/O	Analog reference voltage input/output
SCLK	2	I	Digital serial clock input
V <sub>DD</sub>	8	Р	Positive power supply



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage (V <sub>DD</sub> to AGND)	
Reference input voltage range	$-0.3 \text{ V to V}_{\text{DD}} + 0.3 \text{ V}$
Digital input voltage range	$-0.3 \text{ V to V}_{\text{DD}} + 0.3 \text{ V}$
Operating free-air temperature range, TA: TLV5626C	0°C to 70°C
Storage temperature range, T <sub>stg</sub> Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	−65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

			MIN	NOM	MAX	UNIT
	$V_{DD} = 5 V$		4.5	5	5.5	V
Supply voltage, VDD	$V_{DD} = 3 V$		2.7	3	5 5.5   3 3.3   2 2   0.8 0.8   048 VDD-1.5   024 VDD-1.5   100 20   70	V
Power on threshold voltage, POR			0.55		2	V
High-level digital input voltage, $V_{IH}$	$V_{DD} = 2.7 V \text{ to } 5.5 V$		2			V
Low-level digital input voltage, VIL	$V_{DD} = 2.7 V \text{ to } 5.5 V$				0.8	V
Reference voltage, V <sub>ref</sub> to REF terminal	$V_{DD} = 5 V$ (see Note 1)	A	GND	2.048	V <sub>DD</sub> -1.5	V
Reference voltage, V <sub>ref</sub> to REF terminal	$V_{DD} = 3 V$ (see Note 1)	A	GND	1.024	V <sub>DD</sub> -1.5	V
Load resistance, RL			2			kΩ
Load capacitance, CL					100	pF
Clock frequency, f <sub>CLK</sub>					20	MHz
Operating free air temperature T	TLV5626C		0		70	°C
Operating free-air temperature, $T_A$	TLV5626I		-40		85	C

NOTE 1: Due to the x2 output buffer, a reference input voltage  $\geq (V_{DD} - 0.4 V)/2$  causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.



SLAS236 – JUNE 1999

## electrical characteristics over recommended operating conditions (unless otherwise noted)

#### power supply

	PARAMETER	RAMETER TEST CONDITIONS				TYP	MAX	UNIT
ססי			V <sub>DD</sub> = 5 V,	Fast		4.2	5	mA
			Int. ref. Slow		2	2.5	mA	
			V <sub>DD</sub> = 3 V,	Fast		3.7	4.6	mA
	Power supply current	No load, All inputs = AGND or V <sub>DD</sub> ,	Int. ref.	Slow		1.7	2.2	mA
		DAC latch = 0x800	V <sub>DD</sub> = 5 V,	Fast		3.8	4.6	mA
			Ext. ref.	Slow		1.7	2.1	mA
			V <sub>DD</sub> = 3 V,	Fast		3.4	4.2	mA
			Ext. ref.	Slow		1.4	1.8	mA
	Power-down supply current					1		μΑ
PSRR	Power supply rejection ratio	Zero scale, See Note 2				-65		dB
PSRR		Full scale, See Note 3				-65		uВ

NOTES: 2. Power supply rejection ratio at zero scale is measured by varying V<sub>DD</sub> and is given by:

PSRR = 20 log [(Ezs(Vpmax) - Ezs(Vpmin))/Vpmax] 3. Power supply rejection ratio at full scale is measured by varying V<sub>DD</sub> and is given by:

 $PSRR = 20 \log \left[ (E_G(V_{DD}max) - E_G(V_{DD}min)) / V_{DD}max \right]$ 

#### static DAC specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution		8			bits
INL	Integral nonlinearity, end point adjusted	See Note 4		±0.4	±1	LSB
DNL	Differential nonlinearity	See Note 5		±0.1	±0.5	LSB
E <sub>ZS</sub>	Zero-scale error (offset error at zero scale)	See Note 6			±24	mV
E <sub>ZS</sub> TC	Zero-scale-error temperature coefficient	See Note 7		10		ppm/°C
EG	Gain error	See Note 8			±0.6	% full scale V
E <sub>G</sub> T <sub>C</sub>	Gain error temperature coefficient	See Note 9		10		ppm/°C

NOTES: 4. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

5. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

7. Zero-scale-error temperature coefficient is given by:  $E_{ZS} TC = [E_{ZS} (T_{max}) - E_{ZS} (T_{min})]/V_{ref} \times 10^{6}/(T_{max} - T_{min})$ .

8. Gain error is the deviation from the ideal output  $(2V_{ref} - 1 \text{ LSB})$  with an output load of 10 k excluding the effects of the zero-error. 9. Gain temperature coefficient is given by: EG TC =  $[E_G(T_{max}) - E_G(T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$ .

#### output specifications

PARAMETER		PARAMETER TEST CONDITIONS		TYP	MAX	UNIT
٧o	Output voltage	RL = 10 kΩ	0	N	V <sub>DD</sub> -0.4	V
	Output load regulation accuracy	$V_{\mbox{O}}$ = 4.096 V, 2.048 V, $R_{\mbox{L}}$ = 2 k $\Omega$ vs 10 k $\odot$			±0.25	% full scale V



## electrical characteristics over recommended operating conditions (unless otherwise noted) (Continued)

## reference pin configured as output (REF)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vref(OUTL)	Low reference voltage		1.003	1.024	1.045	V
Vref(OUTH)	High reference voltage	V <sub>DD</sub> > 4.75 V	2.027	2.048	2.069	V
Iref(source)	Output source current				1	mA
Iref(sink)	Output sink current		-1			mA
	Load capacitance				100	pF
PSRR	Power supply rejection ratio			-65		dB

#### reference pin configured as input (REF)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
VI	Input voltage		0		V <sub>DD-1.5</sub>	V	
RI	Input resistance				10		MΩ
CI	Input capacitance						pF
	Deference input bendwidth		Fast		1.3		MHz
	Reference input bandwidth	$REF = 0.2 V_{pp} + 1.024 V dc$			525		kHz
	Reference feedthrough	REF = 1 V <sub>pp</sub> at 1 kHz + 1.024 V dc (see Note 10)			-80		dB

NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000.

#### digital inputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ЧH	High-level digital input current	$V_{I} = V_{DD}$			1	μΑ
Ι <sub>Ι</sub>	Low-level digital input current	V <sub>I</sub> = 0 V	-1			μΑ
Ci	Input capacitance			8		pF

#### analog output dynamic performance

	PARAMETER	TEST	CONDITIONS		MIN	TYP	MAX	UNIT			
t (70)	Output settling time, full scale	R <sub>L</sub> = 10 kΩ,	CL = 100 pF,	Fast		0.8	2.4				
<sup>t</sup> s(FS)	Output setting time, fuil scale	See Note 11		Slow		2.8	5.5	μs			
t (20)	Output pattling time, and to and	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 100 pF,	Fast		0.4	1.2				
<sup>t</sup> s(CC)	Output settling time, code to code	See Note 12	See Note 12		Slow		0.8	1.6	μs		
SR	Slew rate	R <sub>L</sub> = 10 kΩ, See Note 13				C <sub>L</sub> = 100 pF,	Fast		12		V/µs
SK	Siew Tale					See Note 13	See Note 13	_	Slow		1.8
	Glitch energy	$\frac{\text{DIN}}{\text{CS}} = 0 \text{ to } 1,$	f <sub>CLK</sub> = 100 kH	Ζ,		5		nV–S			
SNR	Signal-to-noise ratio				53	57					
S/(N+D)	Signal-to-noise + distortion	$f_s = 480 \text{ kSPS}, f_{out} = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$			48	47		dB			
THD	Total harmonic distortion	$\bar{R}_{L} = 10 \text{ k}\Omega,$			-50	-48	uБ				
SFDR	Spurious free dynamic range	]			50	62					

NOTES: 11. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFD0 or 0xFD0 to 0x020 respectively. Not tested, assured by design.

12. Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of one count. Not tested, assured by design.

13. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.




SLAS236 – JUNE 1999

## digital input timing requirements

		MIN	NOM	MAX	UNIT
tsu(CS–CK)	Setup time, CS low before first negative SCLK edge	10			ns
tsu(C16-CS)	Setup time, 16 <sup>th</sup> negative SCLK edge (when D0 is sampled) before $\overline{\text{CS}}$ rising edge	10			ns
<sup>t</sup> wH	SCLK pulse width high	25			ns
twL	SCLK pulse width low	25			ns
t <sub>su(D)</sub>	Setup time, data ready before SCLK falling edge	10			ns
<sup>t</sup> h(D)	Hold time, data held valid after SCLK falling edge	5			ns


## PARAMETER MEASUREMENT INFORMATION








## **TYPICAL CHARACTERISTICS**






## **TYPICAL CHARACTERISTICS**





## **TYPICAL CHARACTERISTICS**









Figure 11



## TYPICAL CHARACTERISTICS





## **APPLICATION INFORMATION**

## general function

The TLV5626 is a dual 8-bit, single supply DAC, based on a resistor string architecture. It consists of a serial interface, a speed and power-down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by reference) is given by:

$$2 \text{ REF } \frac{\text{CODE}}{0x1000} \text{ [V]}$$

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFF0.Bits 3 to 0 must be set to zero. A power on reset initially puts the internal latches to a defined state (all bits zero).

## serial interface

A falling edge of  $\overline{CS}$  starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or  $\overline{CS}$  rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 13 shows examples of how to connect the TLV5626 to TMS320, SPI™, and Microwire™.




Figure 13. Three-Wire Interface



## **APPLICATION INFORMATION**

Notes on SPI<sup>TM</sup> and Microwire<sup>TM</sup>: Before the controller starts the data transfer, the software has to generate a falling edge on the I/O pin connected to  $\overline{CS}$ . If the word width is 8 bits (SPI<sup>TM</sup> and Microwire<sup>TM</sup>), two write operations must be performed to program the TLV5626. After the write operation(s), the holding registers or the control register are updated automatically on the 16<sup>th</sup> positive clock edge.

## serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16 \ \left( t_{whmin} + t_{wlmin} \right)} = 1.25 \ \text{MHz}$$

The maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5626 has to be considered, too.

## data format

The 16-bit data word for the TLV5626 consists of two parts:

- Program bits (D15..D12)
- New data (D11..D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R1	SPD	PWR	R0		12 Data bits										

 $0 \rightarrow \text{slow mode}$ 

 $0 \rightarrow normal operation$ 

The following table lists the possible combination of the register select bits:

#### register select bits

R1	R0	REGISTER
0	0	Write data to DAC B and BUFFER
0	1	Write data to BUFFER
1	0	Write data to DAC A and update DAC B with BUFFER content
1	1	Write data to control register

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

## data bits: DAC A, DAC B and BUFFER

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
				0	0	0	0				

If control is selected, then D1, D0 of the 12 data bits are used to program the reference voltage:



SLAS236 – JUNE 1999

## **APPLICATION INFORMATION**

#### data bits: CONTROL

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	REF1	REF0

X: don't care

REF1 and REF0 determine the reference source and, if internal reference is selected, the reference voltage.

#### reference bits

REF1	REF0	REFERENCE
0	0	External
0	1	1.024 V
1	0	2.048 V
1	1	External

CAUTION:

#### If external reference voltage is applied to the REF pin, external reference MUST be selected.

#### examples of operation:

- Set DAC A output, select fast mode, select internal reference at 2.048 V:
  - 1. Set reference voltage to 2.048 V (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0

2. Write new DAC A value and update DAC A output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0		New DAC A output value								0	0	0

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

- Set DAC B output, select fast mode, select external reference:
  - 3. Select external reference (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0

#### 4. Write new DAC B value to BUFFER and update DAC B output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0		New BUFFER content and DAC B output value								0	0	0

X = Don't care

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.



## APPLICATION INFORMATION

## examples of operation: (continued)

- Set DAC A value, set DAC B value, update both simultaneously, select slow mode, select internal reference at 1.024 V:
  - 1. Set reference voltage to 1.024 V (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1

2. Write data for DAC B to BUFFER:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1		New DAC B value								0	0	0

X = Don't care

3. Write new DAC A value and update DAC A and B simultaneously:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	New DAC A value								0	0	0	0

X = Don't care

Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

Set power-down mode:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

X = Don't care

## linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 14.




Figure 14. Effect of Negative Offset (single supply)



## **APPLICATION INFORMATION**

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.

## definitions of specifications and terminology

#### integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

#### differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

## zero-scale error (E<sub>ZS</sub>)

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

#### gain error (E<sub>G</sub>)

Gain error is the error in slope of the DAC transfer function.

#### signal-to-noise ratio + distortion (S/N+D)

S/N+D is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

#### spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.




SLAS236 – JUNE 1999

## **MECHANICAL DATA**

#### D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated