8

6

5

V_{DD}

I RESET

RESET

7 1 MR

D OR DGN PACKAGE (TOP VIEW)

2

3

SENSE1

SENSE2

SENSE3

GND [

SLVS199 - DECEMBER 1998

- Triple Supervisory Circuits for DSP and Processor-Based Systems
- Power-On Reset Generator with Fixed Delay Time of 200 ms, No External Capacitor Needed
- Temperature-Compensated Voltage Reference
- Maximum Supply Current of 40 μA
- Supply Voltage Range . . . 2 V to 6 V
- Defined RESET Output from $V_{DD} \ge 1.1 \text{ V}$
- MSOP-8 and SO-8 Packages
- Temperature Range . . . 40°C to 85°C

typical applications

Figure 1 lists some of the typical applications for the TPS3307 family, and a schematic diagram for a processor-based system application. This application uses TI part numbers TPS3307–33 and MSP430C325.



Figure 1. Applications Using the TPS3307 Family

description

The TPS3307 family is a series of micropower supply voltage supervisors designed for circuit initialization primarily in DSP and processor-based systems, which require more than one supply voltage.

The product spectrum of the TPS3307-xx is designed for monitoring three independent supply voltages: 3.3 V/1.8 V/adj, 3.3 V/2.5 V/adj or 3.3 V/5 V/adj. The adjustable SENSE input allows the monitoring of any supply voltage >1.25 V.

The various supply voltage supervisors are designed to monitor the nominal supply voltage as shown in the following supply voltage monitoring table.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

SLVS199 - DECEMBER 1998

description (continued)

DEVICE	NOMINAL SUPERVISED VOLTAGE			THRESHOLD VOLTAGE (TYP)			
	SENSE1	SENSE2	SENSE3	SENSE1	SENSE2	SENSE3	
TPS3307-18	3.3 V	1.8 V	User defined	2.93 V	1.68 V	1.25 V†	
TPS3307-25	3.3 V	2.5 V	User defined	2.93 V	2.25 V	1.25 V†	
TPS3307-33	5 V	3.3 V	User defined	4.55 V	2.93 V	1.25 V†	
1							

SUPPLY VOLTAGE MONITORING

[†]The actual sense voltage has to be adjusted by an external resistor divider according to the application requirements.

During power-on, $\overline{\text{RESET}}$ is asserted when the supply voltage V_{DD} becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors the SENSEn inputs and keeps $\overline{\text{RESET}}$ active as long as SENSEn remain below the threshold voltage V_{IT+}.

An internal timer delays the return of the $\overline{\text{RESET}}$ output to the inactive state (high) to ensure proper system reset. The delay time, $t_{d typ} = 200 \text{ ms}$, starts after all SENSEn inputs have risen above the threshold voltage V_{IT+} . When the voltage at any SENSE input drops below the threshold voltage V_{IT-} , the $\overline{\text{RESET}}$ output becomes active (low) again.

The TPS3307-xx family of devices incorporates a manual reset input, MR. A low level at MR causes RESET to become active. In addition to the active-low RESET output, the TPS3307-xx family includes an active-high RESET output.

The devices are available in either 8-pin MSOP or standard 8-pin SO packages.

The TPS3307-xx devices are characterized for operation over a temperature range of – 40°C to 85°C.

		PACKAGE	D DEVICES						
	TA	SMALL OUTLINE (D)PowerPAD™ μ-SMALL OUTLINE (DGN)		MARKING DGN PACKAGE	CHIP FORM (Y)				
		TPS3307-18D	TPS3307-18DGN	TIAAP	TPS3307-18Y				
–40°C to 85°C	TPS3307-25D	TPS3307-25DGN	TIAAQ	TPS3307-25Y					
		TPS3307-33D	TPS3307-33DGN	TIAAR	TPS3307-33Y				

AVAILABLE OPTIONS

FUNCTION/TRUTH TABLES

MR	SENSE1>VIT1	SENSE2>VIT2	SENSE3>V _{IT3}	RESET	RESET
L	x†	X‡	Х	L	Н
н	0	0	0	L	н
н	0	0	1	L	н
н	0	1	0	L	н
н	0	1	1	L	н
н	1	0	0	L	н
н	1	0	1	L	н
н	1	1	0	L	н
н	1	1	1	н	L

†X = Don't care

PowerPAD is a trademark of Texas Instruments Incorporated.



SLVS199 - DECEMBER 1998

functional block diagram



timing diagram





SLVS199 - DECEMBER 1998

TPS3307Y chip information

These chips, when properly assembled, display characteristics similar to those of the TPS3307. Thermal compression or ultrasonic bonding may take place on the doped aluminium bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.



Terminal Functions

TERMINAL		2	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
GND	4		Ground
MR	7	Ι	Manual reset
RESET	5	0	Active-low reset output
RESET	6	0	Active-high reset output
SENSE1	1		Sense voltage input 1
SENSE2	2	Ι	Sense voltage input 2
SENSE3	3	I	Sense voltage input 3
V _{DD}	8		Supply voltage



SLVS199 - DECEMBER 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage. V סכו (see Note1)	
All other pins (see Note 1)	–0.3 V to 7 V
Maximum low output current, I _{OL}	5 mA
Maximum high output current, I _{OH}	–5 mA
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{DD})	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DD}$)	±20 mA
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A	40°C to 85°C
Storage temperature range, T _{stg}	–65°C to 150°C
Soldering temperature	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000 h continuously.

DISSIPATION RATING TABLE						
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING		
DGN	2.14 mW	17.1 mW/°C	1.37 mW	1.11 mW		
D	725 mW	5.8 mW/°C	464 mW	377 mW		

recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V _{DD}	2	6	V
Input voltage at MR and SENSE3, VI	0	V _{DD} +0.3	V
Input voltage at SENSE1 and SENSE2, VI	0	(V _{DD} +0.3)V _{IT} /1.25V	V
High-level input voltage at MR, VIH	0.7xV _{DD}		V
Low-level input voltage at MR, VIL		0.3×V _{DD}	V
Input transition rise and fall rate at $\overline{\text{MR}}$, $\Delta t / \Delta V$		50	ns/V
Operating free-air temperature range, TA	-40	85	°C



SLVS199 - DECEMBER 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT
			$V_{DD} = 2 V \text{ to } 6 V,$	I _{OH} = -20 μA	V _{DD} - 0.2V			
∨он	High-level output voltage		V _{DD} = 3.3 V,	I _{OH} = -2 mA	V _{DD} - 0.4V			V
Voh Vol			V _{DD} = 6 V,	I _{OH} = –3 mA	V _{DD} - 0.4V			
			$V_{DD} = 2 V \text{ to } 6 V,$	I _{OL} = 20 μA			0.2	
VOL	Low-level output voltage		V _{DD} = 3.3 V,	$I_{OL} = 2 \text{ mA}$			0.4	V
			V _{DD} = 6 V,	I _{OL} = 3 mA			0.4	
	Power-up reset voltage (see Note 2)		$V_{DD} \ge 1.1 V$,	I _{OL} = 20 μA			0.4	V
		VSENSE3	$V_{DD} = 2 V \text{ to } 6 V,$ $T_A = 0^{\circ}C \text{ to } 85^{\circ}C$		1.22	1.25	1.28	
VIT-			1		1.64	1.68	1.72	
		VSENSE1,			2.20	2.25	2.30	V
		VSENSE2			2.86	2.93	3	
	Negative-going input threshold voltage				4.46	4.55	4.64	
	(see Note 3)	VSENSE3	$V_{DD} = 2 V \text{ to } 6 V,$ $T_A = -40^{\circ}C \text{ to } 85^{\circ}$	с	1.22	1.25	1.29	V
]		1.64	1.68	1.73	
		VSENSE1,			2.20	2.25	2.32	V
		VSENSE2			2.86	2.93	3.02	v
					4.46	4.55	4.67	7
			V _{IT} = 1.25 V			10		
			V _{IT} = 1.68 V			15		
V _{hys}	Hysteresis at VSENSEn input		V _{IT} _ = 2.25 V			20		mV
			V _{IT} _ = 2.93 V			30		
			V _{IT} = 4.55 V			40		
		MR	$\overline{\text{MR}} = 0.7 \times \text{V}_{\text{DD}},$	$V_{DD} = 6 V$		-130	-180	
	High-level input current	SENSE1	VSENSE1 = V _{DD} =	= 6 V		5	8	υА
		SENSE2	VSENSE2 = V _{DD} =	= 6 V		6	9	μοτ
			VSENSE3 = V _{DD}		-1		1	
₁₁	Low-level input current	MR	$\overline{MR} = 0 V,$	$V_{DD} = 6 V$		-430	-600	uА
<u> </u>		SENSEn	VSENSE1,2,3 = 0	V	-1		1	
IDD	Supply current						40	μΑ
Ci	Input capacitance		$V_{I} = 0 V \text{ to } V_{DD}$			10		pF

NOTES: 2. The lowest supply voltage at which RESET becomes active. t_r , $V_{DD} \ge 15 \,\mu s/V$

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1 µF) should be placed close to the supply terminals.



SLVS199 - DECEMBER 1998

timing requirements at V_DD = 2 V to 6 V, R_L = 1 M\Omega, C_L = 50 pF, T_A = 25^{\circ}C

PARAMETER			TEST CONDITIONS			TYP	MAX	UNIT
tw	Pulse width	SENSEn	$V_{SENSEnL} = V_{IT-} - 0.2 V,$	VSENSEnH = VIT+ +0.2 V	6			μs
		MR	$V_{IH} = 0.7 \times V_{DD},$	$V_{IL} = 0.3 \times V_{DD}$	100			ns

switching characteristics at V_{DD} = 2 V to 6 V, R_L = 1 M Ω , C_L = 50 pF, T_A = 25°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _d	Delay time		$\frac{V_{I(SENSEn)} \ge V_{IT+} + 0.2 \text{ V},}{MR} \ge 0.7 \times V_{DD}, \text{ See timing diagram}$	140	200	280	ms
^t PHL	Propagation (delay) time, high-to-low level output	MR to RESET MR to RESET	$V_{I(SENSEn)} \ge V_{IT+} + 0.2 V,$		200	500	
^t PLH	Propagation (delay) time, low-to-high level output	MR to RESET MR to RESET	$V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.3 \times V_{DD}$		200	500	ns
^t PHL	Propagation (delay) time, high-to-low level output	SENSEn to RESET SENSEn to RESET	V _{IH} = V _{IT+} +0.2 V, V _{IL} = V _{IT} -0.2 V,		4	Б	
^t PLH	Propagation (delay) time, low-to-high level output	SENSEn to RESET SENSEn to RESET	$\overline{\text{MR}} \ge 0.7 \times \text{V}_{DD}$		200 280 200 500 1 5	μs	



SLVS199 - DECEMBER 1998





SLVS199 - DECEMBER 1998

TYPICAL CHARACTERISTICS





SLVS199 - DECEMBER 1998

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



SLVS199 - DECEMBER 1998

MECHANICAL DATA

DGN (S-PDSO-G8)

PowerPAD[™] PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.

D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments Incorporated.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated