



SLAS353 - DECEMBER 2001

16-BIT, SINGLE CHANNEL, PARALLEL INPUT DIGITAL-TO-ANALOG CONVERTER WITH RAIL-TO-RAIL VOLTAGE OUTPUT

FEATURES

- Micropower Operation: 250 μA at 5 V AV_{DD}
- Power-On Reset to Min-Scale
- 16-Bit Monotonic
- Settling Time: 10 μ s to ±0.003% FSR
- 16-Bit Parallel Interface
- On-Chip Output Buffer Amplifier With Rail-to-Rail Operation
- Hardware Reset to Min-Scale or Mid-Scale
- Double-Buffered Architecture
- Asynchronous LDAC Control
- Data Readback Support
- 1.8 V Compatible Digital Interface:
 DV_{DD} = 1.8 V–5.5 V
- Wide Analog Supply Range: - AV_{DD} = 2.7 V-5.5 V
- 32-Lead 5 mm × 5 mm TQFP Package

APPLICATIONS

- Process Control
- Data Acquisition Systems
- Closed-Loop Servo Control
- PC Peripherals
- Portable Instrumentation


DESCRIPTION

The DAC8541 is a low-power, single channel, 16-bit, voltage output DAC. Its on-chip precision output amplifier allows rail-to-rail voltage swing to be achieved at the output. The DAC8541 utilizes a 16-bit parallel interface and features additional powerdown function pins as well as hardware-enabled, asynchronous DAC updating and reset capability.

The DAC8541 requires an external reference voltage to set the output range of the DAC. The device incorporates a power-on-reset circuit that ensures that the DAC output powers up at min-scale and remains there until a valid write takes place to the device. In addition, the DAC8541 contains a power-down feature, accessed via two hardware pins, that when enabled reduces the current consumption of the device to 200 nA at 5 V.

The low power consumption of this device in normal operation makes it ideally suited for use in portable battery operated equipment applications. The power consumption is 1.2 mW at AV_{DD} = 5 V reducing to 1 μ W in power-down mode.

The DAC8541 is available in a 32-lead TQFP package with an operating temperature range of -40° C to 85° C.



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright $\textcircled{\sc c}$ 2001, Texas Instruments Incorporated

SLAS353 - DECEMBER 2001



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

AVAILABLE OPTIONS

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	TA	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA	
DA00544		880	550 4000 to 0500		DAC8541Y/250	Trans and David	
DAC8541	32-TQFP	PBS -40°C to 85°C		E41Y	DAC8541Y/2K	Tape and Reel	

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

AV _{DD} to AGND	
DV _{DD} to DGND	–0.3 V to 6 V
Digital input voltage to DGND	
V _{OUT} to AGND	
Operating temperature range	
Storage temperature range, T _{stg}	–65°C to 150°C
Junction temperature, T _J max	150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

electrical characteristics, $DV_{DD} = 1.8 V$ to 5.5 V; $AV_{DD} = 2.7 V$ to 5.5 V; $R_L = 2 k\Omega$ to AGND; $C_L = 200 pF$ to AGND; all specifications –40°C to 85°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC PERFORMANCE (see Note 1)	•				
Resolution		16			Bits
Relative accuracy				±0.098	%FSR
Differential nonlinearity	16-Bit monotonic			±1	LSB
Zero code error	All zeroes loaded to DAC register		5	20	mV
Full-scale error	All ones loaded to DAC register		-0.15	-0.8	%FSR
Gain error				±0.8	%FSR
Zero code error drift			±20		μV/°C
Gain temperature coefficient			±5		ppm of FSR/°C
OUTPUT CHARACTERISTICS (see Not	e 2)				
Output voltage range		2×VREFL		VREFH	V
Output voltage settling time (full scale)	$R_L = 2 \text{ k}\Omega; 0 \text{ pF} < C_L < 200 \text{ pF}$		8	10	
Output voltage setting time (full scale)	$R_{L} = 2 \text{ k}\Omega; C_{L} = 500 \text{ pF}$		12		μs
Slew rate			1		V/µs
Capacitive load stability	$R_L = \infty$		470	470	
Capacitive load stability	$R_L = 2 k\Omega$	1000			pF
Digital-to-analog glitch impulse	1 LSB change around major carry (see Note 3)		20		nV–s
Digital feedthrough			0.5		nV–s
DC output impedance			1		Ω
Short circuit current	$AV_{DD} = 5 V$		50		mA
	AV _{DD} = 3 V		20		IIIA
Dower un time	Coming out of power-down mode, $AV_{DD} = 5$ V		2.5		
Power-up time	Coming out of power-down mode, $AV_{DD} = 3$ V		5	μs	

NOTES: 1. Linearity calculated using a reduced code range of 485 to 64714. Output unloaded.

2. Assured by design and characterization, not production tested.

3. Specification for code changes at each N x 4096 code boundary.



SLAS353 - DECEMBER 2001


electrical characteristics, DV_{DD} = 1.8 V to 5.5 V; AV_{DD} = 2.7 V to 5.5 V; R_L = 2 k Ω to AGND; C_L = 200 pF to AGND; all specifications –40°C to 85°C (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFERENCE INPUT	·				
5.4	$AV_{DD} = V_{REF}H = 5 V$, $V_{REF}L = AGND$		50	75	
Reference current	$AV_{DD} = V_{REF}H = 3.6 V, V_{REF}L = AGND$		35	60	μA
VREFH input range	V _{REF} H>V _{REF} L	0		AV _{DD}	V
VREFL input range		-100	AGND	100	mV
Reference input impedance			100		kΩ
LOGIC INPUTS (see Note 2)	-				
Input current				±1	μA
V _{IN} L, input low voltage	DV _{DD} = 1.8 V to 5.5 V			0.3×DV _{DD}	V
V _{IN} H, input high voltage	DV _{DD} = 1.8 V to 5.5 V	0.7×DV _{DD}			V
Pin input capacitance				3	pF
POWER REQUIREMENTS	-	-			
DV _{DD}		1.8		5.5	V
DI _{DD}	DAC active and excluding load current, $V_{IH} = DV_{DD}$ and $V_{IL} = DGND$		0.2	1.0	μA
AV _{DD}		2.7		5.5	V
Al _{DD} (normal operation) AV _{DD} = 3.6 V to 5.5 V	DAC active and excluding load current,		250	400	-
AV _{DD} = 2.7 V to 3.6 V	$V_{IH} = DV_{DD}$ and $V_{IL} = DGND$		240	390	μA
AI _{DD} (all power-down modes)					
AV _{DD} = 3.6 V to 5.5 V			0.2	1	
AV _{DD} = 2.7 V to 3.6 V	$V_{IH} = DV_{DD}$ and $V_{IL} = DGND$		0.05	1	μA
POWER EFFICIENCY		•			
IOUT/AIDD	I _(LOAD) = 2 mA, AV _{DD} = +5 V		89%		

NOTE 2; Assured by design and characterization, not production tested.



SLAS353 - DECEMBER 2001



Terminal Functions

TERMINAL			DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
DB15–DB0	1–16	I/O	Data input/output, (pin 1-MSB: pin 16-LSB)				
DGND	17	Ι	Digital ground				
DVDD	18		Digital supply input, 1.8 V to 5.5 V				
AV _{DD}	19		Analog power supply input, 2.7 V to 5.5 V				
V _{REF} H	20	Ι	Positive reference voltage input (referenced to AGND)				
V _{REF} L	21	I	Negative reference voltage input (referenced to AGND), nominally $V_{REF}L = AGND$				
AGND	22	Ι	Analog ground				
V _{OUT} Sense	23	Ι	Analog output sense. The feedback terminal of the output amplifier.				
VOUT	24	0	Analog output voltage from DAC. The output amplifier has rail-to-rail operation.				
PD0	25		Powerdown control bit 0				
PD1	26	-	Powerdown control bit 1				
BTC/USB	27	-	Data input format: binary twos complement or unipolar straight binary				
RSTSEL	28	-	Reset V _{OUT} on active RST to min-scale (RSTSEL = 0) or mid-scale (RSTSEL = 1)				
RST	29	-	V_{OUT} reset to min-scale or mid-scale, rising edge (Does not reset input register data.)				
LDAC	30	I	Asynchronous load command, rising edge				
R/W	31	Ι	Read/Write control input				
CS	32	Ι	Chip select, active low				



timing characteristics, DV_{DD} = 1.8 V to 5.5 V; AV_{DD} = 2.7 V to 5.5 V; R_L = 2 k Ω to AGND; C_L = 200 pF to AGND; all specifications –40°C to 85°C (unless otherwise noted)

		MIN	TYP	MAX	UNIT
^t w1	Pulse width: CS low for valid write	20			ns
t _{su1}	Setup time: R/W low before \overline{CS} falling (see Note 4)	0			ns
t _{su2}	Setup time: data in valid before CS falling	0			ns
^t h1	Hold time: R/W low after \overline{CS} rising (see Note 4)	10			ns
^t h2	Hold time: data in valid after CS rising	15			ns
tw2	Pulse width: CS low for valid read	40			ns
t _{su3}	Setup time: R/W high before \overline{CS} falling	30			ns
^t d1	Delay time: data out valid after CS falling		60	80	ns
t _{h3}	Hold time: R/W high after CS rising	10			ns
t _{h4}	Hold time: data out valid after CS rising	5		20	ns
t _{su4}	Setup time: LDAC rising after CS falling (see Note 4)	10			ns
t _{d2}	Delay time: CS low after LDAC rising	50			ns
t _{w3}	Pulse width: LDAC low	40			ns
tw4	Pulse width: LDAC high	40			ns
t _{w5}	Pulse width: CS high (see Note 4)	80			ns
t _{su5}	Setup time: RSTSEL valid before RST rising	0			ns
t _{h5}	Hold time: RSTSEL valid after RST rising	20			ns
tw6	Pulse width: RST low	40			ns
t _{w7}	Pulse width: RST high	40			ns
tS	VOUT Settling time (settling time for a full scale code change)			10	μs

NOTE 4: Simplified operation: CS and W/R can be tied low if the DAC8541 is the only device on the bus and *Read* operation is not needed. In this case, LDAC is still required to update the output of the DAC and t_{SU(4)} is from *Data In Valid* to *LDAC Rising*.





Figure 1. Data Read/Write Timing




SLAS353 - DECEMBER 2001





This condition applies to all typical characteristics: $V_{REF}H = AV_{DD}$, $V_{REF}L = AGND$, $T_A = 25^{\circ}C$ (unless otherwise noted)







SLAS353 - DECEMBER 2001





Figure 4



SLAS353 - DECEMBER 2001




TYPICAL CHARACTERISTICS

Figure 5



SLAS353 - DECEMBER 2001

TYPICAL CHARACTERISTICS









SLAS353 - DECEMBER 2001

TYPICAL CHARACTERISTICS






0 100 200 300400 500 600 700 800 9001000



TYPICAL CHARACTERISTICS



MAJOR CARRY CODE CHANGE GLITCH

0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5

t – Time – μ s

FULL-SCALE SETTLING TIME

Full-Scale Code Change:

 $2 \ \text{k}\Omega$ and 200 pF to AGND

Small-Signal Error (1 mV/div)

FFFF_H to 0000_H Output Loaded With

Figure 20

 $AV_{DD} = DV_{DD} = V_{REF} = 5 V$ $\begin{array}{c} \text{Code 8000}_{H} \text{ to 7FFF}_{H} \\ \text{Glitch Occurs Every N} \times 4096 \text{ Code} \end{array}$

Boundary.


AV_{DD} = 2.7 V

2 4 6


0


Large-Signal Output (1 V/div)

V_{OUT} - Output Voltage - 50 mV/div



FULL-SCALE SETTLING TIME






Scope Trigger (5 V/div) 8 10 12 14 16 18 20 t – Time – μ s Figure 22




SLAS353 - DECEMBER 2001


TYPICAL CHARACTERISTICS













HALF-SCALE SETTLING TIME



HALF-SCALE SETTLING TIME



TEXAS INSTRUMENTS www.ti.com

D/A section

The architecture of the DAC8541 consists of a string DAC followed by an output buffer amplifier. Figure 29 shows a generalized block diagram of the DAC architecture.





Figure 29. Generalized DAC Architecture

The input coding to the DAC8541 is set by the BTC/USB input to the device. When this input is high, the input code is binary 2s complement. If the input is low, the format is unipolar straight binary, in which case the ideal output voltage is given by:

 $V_{OUT} = V_{REF}H \times \frac{D}{65536}$

Where D = the decimal equivalent of the binary code that is loaded to the DAC register, which can range from 0 to 65535 and $V_{REF}L = AGND$.







resistor string

The resistor string section is shown in Figure 30. It is simply a string of resistors, each of which has a value of R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off. This voltage is then presented to the output amplifier by closing one of the switches connecting the string to the amplifier. The negative tap of the resistor string, $V_{REF}L$, can be tied to AGND or a small voltage can be applied in order to make minor adjustments to the offset seen at the V_{OUT} pin. (This is discussed in more detail in the *voltage reference inputs* section.)

output amplifier

The output buffer amplifier is capable of generating near rail-to-rail voltages on its output, which gives an output range of 0 V to AV_{DD} (offset and gain errors affect the absolute V_{OUT} range). It is also capable of driving a load of 2 k Ω in parallel with 1000 pF to AGND while remaining stable. The source and sink capabilities of the output amplifier can be seen in the typical curves. The slew rate of the DAC8541 is typically 1 V/µs with a typical full-scale settling time of 8 µs.

For additional functionality, the inverting input of the output amplifier is brought out via the V_{OUT} Sense pin. This allows for better accuracy in critical applications by tying the V_{OUT} Sense and V_{OUT} together directly at the load. Other signal conditioning circuitry may also be connected between these points for specific applications.

parallel interface

The DAC8541 provides a 16-bit parallel interface and supports both writing to and reading from the DAC input register. (See the *timing characteristics* section for detailed information for a typical write or read command.)

In addition to the data, \overline{CS} , and R/\overline{W} inputs, the DAC8541's interface also provides powerdown, LDAC, data format, and reset/reset-select control. Tables 1 and 2 show the control signal actions and data format, respectively. These features are discussed in more detail in the remaining sections.

CS	R/W	BTC/USB	LDAC	RST	RSTSEL	PD1	PD0	ACTION
Н	Х	Х	Х	Х	Х	Х	Х	Device data I/O is disabled on the bus. [†]
\downarrow	L	Х	Х	H,L	Х	L	L	Write initiated, present input data to the bus.
\downarrow	Н	Х	Х	H,L	Х	L	L	Read initiated, data from input register is presented to data bus.
Ŷ	Х	Х	Х	H,L	Х	L	L	Input data is latched when writing to the device.
Х	Х	Х	Ŷ	H,L	Х	L	L	Data from input register is transferred to DAC register and $V_{\mbox{OUT}\ is}$ updated.
Х	Х	L	Х	Х	Х	Х	Х	Input/output data format is unipolar straight binary.
Х	Х	Н	Х	Х	Х	X X Input/output data format is binary 2s complement		Input/output data format is binary 2s complement.
Х	Х	х	Х	Ŷ	L	L	L	DAC register and V _{OUT} reset to min-scale. (If DAC is powered down during reset, DAC register resets and V _{OUT} will settle to min-scale upon power up.)
Х	Х	х	Х	Ŷ	Н	L	L	DAC register and V _{OUT} reset to mid-scale. (If DAC is powered down during reset, DAC register resets and V _{OUT} will settle to mid-scale upon power up.)
Х	Х	Х	Х	Х	Х	L	Н	Powerdown device, V_{OUT} impedance equals 1 k Ω to AGND
Х	Х	Х	Х	Х	Х	Н	L	Powerdown device, V_{OUT} impedance equals 100 k Ω to AGND
Х	Х	Х	Х	Х	Х	Н	Н	Powerdown device, VOUT impedance equals high impedance

Table 1. DAC8541 CONTROL SIGNAL SUMMARY

[†]Only disables 16-bit data I/O interface. Other control lines remain active.



data format

Table 2 details the input data format of the DAC8541. Two data I/O formats are available to the host interface. These two formats are binary 2s complement (BTC) and unipolar straight binary (USB). The BTC/USB input pin controls the format used by the DAC. The data format selected by the BTC/USB input is used for data written into the device as well as data that is read back from the DAC8541. (Refer to Table 1 and Figure 1 for additional information for performing read and write operations.)

BTC	/USB = 0	BTC/USB = 1 BINARY 2s COMPLEMENT				
UNIPOLAR S	FRAIGHT BINARY					
DIGITAL INPUT	ANALOG OUTPUT	DIGITAL INPUT	ANALOG OUTPUT			
0x0000h	Min-scale	0x8000h	Min-scale			
0x0001h	Min-scale + 1 LSB	0x8001h	Min-scale + 1 LSB			
•	• •		•			
•	•	•	•			
0x8000h	Mid-scale	0x0000h	Mid-scale			
0x8001h	0x8001h Mid-scale + 1 LSB		Mid-scale + 1 LSB			
•	• •		٠			
•	•	•	•			
0xFFFFh	Full Scale	0x7FFFh	Full Scale			

LDAC function

The DAC8541 is designed using a double-buffered architecture. A write command transfers data from the data input pins into the input register. The data is held in the input register until a rising edge is detected on the LDAC input. This rising edge signal transfers the data from the input register to the DAC register. Upon issuance of the rising LDAC edge, the output of the DAC8541 begins settling to the newly written data value presented to the DAC register.(Data in the input register is not changed when an LDAC command is given.)

RST and RSTSEL

The RST and RSTSEL inputs control the reset of the DAC register and consequently, the DAC output. The reset command is edge triggered by a low-to-high transition on the RST pin. Once a rising edge on RST is detected, the DAC output may settle to the mid-scale or min-scale code depending on the state of the RSTSEL input. A logic high value on RSTSEL causes the DAC output to reset to mid-scale and a logic low value resets the DAC to min-scale. Application of a valid reset signal to the DAC does not overwrite existing data in the input register.

power-on reset

The DAC8541 contains a power-on reset circuit that controls the output voltage during power up. On power up, the DAC register (and DAC output) is set to min-scale (plus a small offset error produced by the output buffer). It remains at min-scale until a valid write sequence is made to the DAC changing the DAC register data. This is useful in applications where it is important to know the state of the output of the DAC while the system is in the process of powering up. DGND must be applied to all digital inputs until the digital and analog supplies are applied to the DAC8541. Logic voltages applied to the input pins when power is not applied to DV_{DD} and AV_{DD}, may power the device through the ESD input structures causing undesired operation.



SLAS353 - DECEMBER 2001

THEORY OF OPERATION

power-down modes

The DAC8541 utilizes four modes of operation. These modes are programmable via two inputs (PD1 and PD0) to the device. Table 3 shows how the state of these pins correspond to the mode of operation of the DAC8541.

PD1	PD0	OPERATING MODE				
0	0	Normal operation				
POWER-DOWN MODES						
0	1	1 kΩ to AGND				
1	0	100 kΩ to AGND				
1	1	High impedance				

Table 3. Modes of Operation for the DAC8541

When both pins are set to 0, the device works normally with its typical power consumption of 250 μ A at AV_{DD} = 5 V. However, for the three power-down modes, the supply current falls to 200 nA at AV_{DD} = 5 V (50 nA at AV_{DD} = 3 V). Not only does the supply current fall, but the V_{OUT} terminal is internally switched from the output of the amplifier to a resistor network of known values. This has the advantage that the output impedance of the device is known while in power-down mode. There are three different options: The output is connected internally to AGND through a 1-k Ω resistor, it is connected to AGND through a 100-k Ω resistor, or it is left open-circuited (high impedance). The output stage is illustrated in Figure 31.




Figure 31. Output Stage During Power Down (High-Impedance)

All analog circuitry is shut down when a power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. This allows the DAC's output voltage to return to the previous level when power-up resumes. The delay time required to exit power-down is typically 2.5 μ s for AV_{DD} = 5 V and 5 μ s for AV_{DD} = 3 V. (See the *typical curves* section for additional information.)

voltage reference inputs

Two voltage inputs provide the reference set points for the DAC architecture. These are $V_{REF}H$ and $V_{REF}L$. For typical rail-to-rail operation, $V_{REF}H$ should be equivalent to AV_{DD} and $V_{REF}L$ tied to AGND. The output voltage is given by:

 $V_{OUT} = V_{REF}H - 2 \times V_{REF}L$

The use of the V_{REF}L input allows minor adjustments to be made to the offset of the DAC output by applying a small voltage to the V_{REF}L input. The acceptable range is between -100 mV and 100 mV with respect to AGND. A low output impedance source is needed, so that the accuracy of the DAC over its operating range is not affected.



analog and digital supplies

The DAC8541 utilizes two separate supplies for operation. The analog supply (AV_{DD}) powers the output buffer and DAC while the digital supply (DV_{DD}) sets the I/O voltage thresholds. Refer to the device specification table for additional information. AV_{DD} can operate from 2.7 V to 5.5 V while DV_{DD} can independently function from 1.8 V to 5.5 V. The control and data I/O thresholds are determined by DV_{DD} and are given in the *electrical characteristics section*.

APPLICATION INFORMATION

host processor interfacing

DAC8541 to MSP430 microcontroller

Figure 32 shows a typical parallel interface connection between the DAC8541 and a MSP430 microcontroller. The setup for the interface shown uses ports 4 and 5 of the MSP430 to send or receive the 16-bit data while bits 0–7 of port 2 provides the control signals for the DAC. When data is to be transmitted to the DAC8541, the data is made available to the DAC via P4 and P5 and P2.1 is taken low. The MSP430 then toggles P2.0 from high-to-low and back to high, transferring the 16-bit data to the DAC. This data is loaded into the DAC register by applying a rising edge to P2.4. The remaining five I/O signals of P2 shown in the figure control the reset, power-down, and data format functions of the DAC. Depending on the specific requirements of a given application, these pins may be tied to DGND or DV_{DD} , enabling the desired mode of operation.





Figure 32. DAC8541 to MSP430 Microcontroller

DAC8541 to TMS320C5402 DSP

Figure 33 shows the connections between the DAC8541 and the TMS320C5402 digital signal processor. Data is provided via the parallel data bus of the DSP while the DAC's \overline{CS} control input is derived from the decoded I/O strobe signal. The \overline{IOSTRB} in addition to the R/W and XF(I/O) signals control the data transmission to and from the DAC as well as the \overline{LDAC} control. With additional decoding, multiple DAC8541's can be connected to the same parallel data bus of the DSP.



SLAS353 - DECEMBER 2001



APPLICATION INFORMATION



bipolar operation using the DAC8541

The DAC8541 has been designed for single-supply operation but a bipolar output range is also possible using the circuit shown in Figure 34. The circuit allows the DAC8541 to achieve an analog output range of ± 5 V. Rail-to-rail operation at the amplifier output is achievable using an OPA703 as the output amplifier.

Setting BTC/USB = 1, sets the DAC into binary 2s complement I/O format for the bipolar V_{OUT} configuration. When operated with BTC/USB set high, the output voltage for any input code can be calculated as follows:

$$V_{OUT} = \left[V_{REF} H \times \left(\frac{D}{65536} \right) \times \left(\frac{R1 + R2}{R1} \right) - V_{REF} H \times \left(\frac{R2}{R1} \right) \right]$$

where D represents the input code in decimal, unipolar straight binary (0-65535) and V_{REF}L = AGND.

With $V_{REF}H = 5 V$, $R_1 = R_2 = 10 k\Omega$:

$$V_{OUT} = \left(\frac{10 \times D}{65536}\right) - 5 \text{ V}$$

This is an output voltage range of ± 5 V with 8000h corresponding to a -5 V output and 7FFFh corresponding to a 5 V output. Bipolar zero is given by 0000h applied to the DAC.




Figure 34. Bipolar Operation With the DAC8541



APPLICATION INFORMATION

layout

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. The following measures should be taken to assure optimum performance of the DAC8541.

The DAC8541 offers dual-supply operation, as it can often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more important it becomes to separate the analog and digital ground and supply planes at the DAC.

Because the DAC8541 has both analog and digital ground pins, return currents can be better controlled and have less effect on the DAC's output error. Ideally, AGND would be connected directly to an analog ground plane and DGND to the digital ground plane. The analog ground plane would be separate from the ground connection for the digital components until they were connected at the power entry point of the system.

The power applied to AV_{DD} and V_{REF}H (this also applies to V_{REF}L if not tied to AGND) should be well-regulated and low-noise. Switching power supplies and dc/dc converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output.

As with the AGND connection, AV_{DD} should be connected to a 5-V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 1- μ F to 10- μ F and 0.1- μ F bypass capacitors are strongly recommended. In some situations, additional bypassing may be required, such as a 100- μ F electrolytic capacitor or even a *Pi* filter made up of inductors and capacitors—all designed to essentially lowpass filter the AV_{DD} supply, removing the high frequency noise.




SLAS353 - DECEMBER 2001

MECHANICAL DATA

PBS (S-PQFP-G32)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated