



### $\pm$ 3-A HIGH-EFFICIENCY PWM POWER DRIVER

#### **FEATURES**

- ±3-A Maximum Output Current
- Low Supply Voltage Operation: 2.8 V to 5.5 V
- High Efficiency Generates Less Heat
- Over-Current and Thermal Protection
- Fault Indicators for Over-Current, Thermal and Under-Voltage Conditions
- Two Selectable Switching Frequencies
- Internal or External Clock Sync
- PWM Scheme Optimized for EMI
- 9×9 mm PowerPAD™ Quad Flatpack

#### **APPLICATIONS**


- Thermoelectric Cooler (TEC) Driver
- Laser Diode Biasing

#### DESCRIPTION

The DRV591 is a high-efficiency, high-current power amplifier ideal for driving a wide variety of thermoelectric cooler elements in systems powered from 2.8 V to 5.5 V. PWM operation and low output stage on-resistance significantly decrease power dissipation in the amplifier.

The DRV591 is internally protected against thermal and current overloads. Logic-level fault indicators signal when the junction temperature has reached approximately 130°C to allow for system-level shutdown before the amplifier's internal thermal shutdown circuitry activates. The fault indicators also signal when an over-current event has occurred. If the over-current circuitry is tripped, the DRV591 automatically resets (see application information section for more details).

The PWM switching frequency may be set to 500 kHz or 100 kHz depending on system requirements. To eliminate external components, the gain is fixed at approximately 2.3 V/V.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe

proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION

ТА	PowerPAD QUAD FLATPACK (VFP)		
-40°C to 85°C	DRV591VFP <sup>(1)</sup>		

(1) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., DRV591VFPR).

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

	DRV591	UNIT
Supply voltage, AVDD, PVDD	-0.3 to 5.5	V
Input voltage, V <sub>I</sub>	$-0.3$ to $V_{DD} + 0.3$	V
Output current, IO (FAULT0, FAULT1)	1	mA
Continuous total power dissipation See Dissipation F		ating Table
Operating free-air temperature range, TA	-40 to 85	°C
Operating junction temperature range, T <sub>J</sub>	-40 to 150	°C
Storage temperature range, T <sub>Stg</sub> –65 to 165		°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
Supply voltage, AVDD, PVDD		2.8	5.5	V
High-level input voltage, VIH	FREQ, INT/EXT, SHUTDOWN, COSC	2		V
Low-level input voltage, V <sub>IL</sub>	FREQ, INT/EXT, SHUTDOWN, COSC		0.8	V
Operating free-air temperature, TA		-40	85	°C

#### **PACKAGE DISSIPATION RATINGS**

PACKAGE	ΘJA <sup>(1)</sup>	(₀C\M)	T <sub>A</sub> = 25°C
	(°C/W)	⊝1C	POWER RATING
VFP	29.4	1.2	4.1 W

<sup>(1)</sup> This data was taken using 2 oz trace and copper pad that is soldered directly to a JEDEC standard 4-layer 3 in  $\times$  3 in PCB.




#### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
IVool	Output offset voltage (measured differentially)	$V_I = V_{DD}/2$ ,	I <sub>O</sub> = 0 A		14	100	mV
IIH	High-level input current	$V_{DD} = 5.5V$ ,	$V_I = V_{DD}$			1	μΑ
I <sub>I</sub> L	Low-level input current	$V_{DD} = 5.5V,$	V <sub>I</sub> = 0 V			1	μΑ
V <sub>n</sub>	Integrated output noise voltage	f = <1 Hz to 10 kHz			40		μV
\/	Common mode valtage range	V <sub>DD</sub> = 5 V		1.2		3.8	V
VICM	Common-mode voltage range	V <sub>DD</sub> = 3.3 V		1.2		2.1	V
A <sub>V</sub>	Closed-loop voltage gain			2.1	2.34	2.6	V/V
	Full power bandwidth				60		kHz
\/ -	Valtage autout (management differentially)	$I_O = \pm 1 \text{ A}, \ r_{ds(on)} = 65 \text{ m}$	$\Omega$ , $V_{DD} = 5 V$		4.87		
VO	Voltage output (measured differentially)	$I_{O} = \pm 3 \text{ A}, r_{ds(on)} = 65 \text{ m}\Omega, V_{DD} = 5 \text{ V}$			4.61		V
	Drain-source on-state resistance	V <sub>DD</sub> = 5 V, I <sub>O</sub> = 4 A,	High side	25	60	95	mΩ
		T <sub>A</sub> = 25°C	Low side	25	65	95	
rDS(on)		V <sub>DD</sub> = 3.3 V, I <sub>O</sub> = 4 A, T <sub>A</sub> = 25°C	High side	25	80	140	mΩ
			Low side	25	90	140	
	Maximum continuous current output				3		Α
	Status flag output pins (FAULT0, FAULT1) Fault active (open drain output)	Sinking 200 μA			0.1	V	
	Estamal aladi francisco de la compansión	For 500 kHz operation		225	250	275	kHz
	External clock frequency range	For 100 kHz operation		45	50	55	KHZ
	Outleanant surrent	V <sub>DD</sub> = 5 V, No load or filter		2	6.2	12	mA
Iq	Quiescent current	V <sub>DD</sub> = 3.3 V, No load or filter		2	4.6	8	
Iq(SD)	Quiescent current in shutdown mode	V <sub>DD</sub> = 5 V, SHUTDOWN = 0.8 V		0	0.1	50	μΑ
	Output resistance in shutdown	SHUTDOWN = 0.8 V					kΩ
	Power-on threshold			1.7		2.8	V
	Power-off threshold			1.6		2.6	V
	Thermal trip point	FAULT0 active			130		°C
Z <sub>I</sub>	Input impedance (IN+, IN-)				100		kΩ

#### **PIN ASSIGNMENTS**






### **Terminal Functions**

TERMINAL			DECODINE			
NAME	NO.	1/0	DESCRIPTION			
AGND	2		Analog ground			
AREF	5	0	Connect 1 μF capacitor to ground for AREF voltage filtering			
AVDD	1	1	Analog power supply			
cosc	4	I	Connect capacitor to ground to set oscillation frequency (220 pF for 500 kHz, 1 nF for 100 kHz) when the internal oscillator is selected; connect clock signal when an external oscillator is used			
FAULT0	10	0	Fault flag 0, low when active open drain output (see application information)			
FAULT1	9	0	Fault flag 1, high when active open drain output (see application information)			
FREQ	32	ı	Selects 500 kHz switching frequency when a TTL logic low is applied to this terminal; selects 100 kHz switching frequency when a TTL logic high is applied			
IN-	7	1	Negative differential input			
IN+	6	I	Positive differential input			
INT/EXT	31	I	Selects the internal oscillator when a TTL logic high is applied to this terminal; selects the use of an external oscillator when a TTL logic low is applied to this terminal			
OUT-	14, 15, 16, 17	0	Negative bridge-tied load (BTL) output (4 pins)			
OUT+	24, 25, 26, 27	0	Positive bridge-tied load (BTL) output (4 pins)			
PGND	18, 19, 20, 21, 22, 23		High-current ground (6 pins)			
PVDD	11, 12, 13, 28, 29, 30	_	High-current power supply (6 pins)			
ROSC	3	I	Connect 120-k $\Omega$ resistor to AGND to set oscillation frequency (either 500 kHz or 100 kHz). Not needed if an external clock is used.			
SHUTDOWN	8	I	Places the amplifier in shutdown mode when a TTL logic low is applied to this terminal; places the amplifier in normal operation when a TTL logic high is applied			



#### **FUNCTIONAL BLOCK DIAGRAM**






#### **TABLE OF GRAPHS**

			FIGURE
	Efficiency	vs Load resistance	2, 3
		vs Supply voltage	4
rDS(on)	Drain-source on-state resistance	vs Free-air temperature	5
` ,		vs Free-air temperature	6
Iq	Supply current	vs Supply voltage	7
PSRR	Power supply rejection ratio	vs Frequency	8, 9
	Closed loop response		10, 11
	Mariana and and an anal	vs Output voltage	12
IO	Maximum output current	vs Ambient temperature	13
V <sub>IO</sub>	Input offset voltage	Common-mode input voltage	14, 15

#### **TEST SET-UP FOR GRAPHS**


The LC output filter used in Figures 2, 3, 8, and 9 is shown below.




L1, L2 = 10  $\mu$ H (part number: CDRH104R, manufacturer: Sumida) C1, C2 = 10  $\mu$ F (part number: ECJ-4YB1C106K, manufacturer: Panasonic)


Figure 1. LC Output Filter








## DRAIN-SOURCE ON-STATE RESISTANCE



# DRAIN-SOURCE ON-STATE RESISTANCE vs





# DRAIN-SOURCE ON-STATE RESISTANCE vs FREE-AIR TEMPERATURE





Figure 6

### **SUPPLY CURRENT** vs **SUPPLY VOLTAGE** 10 No Load 9 8 Iq - Supply Current - mA 7 6 5 3 2 2.7 3.1 3.9 4.3 5.5


Figure 7

### POWER SUPPLY REJECTION RATIO




# POWER SUPPLY REJECTION RATIO vs


V<sub>DD</sub> - Supply Voltage - V



























#### **APPLICATION INFORMATION**




Figure 16. Typical Application Circuit

#### **OUTPUT FILTER CONSIDERATIONS**

TEC element manufacturers provide electrical specifications for maximum dc current and maximum output voltage for each particular element. The maximum ripple current, however, is typically only recommended to be less than 10% with no reference to the frequency components of the current. The maximum temperature differential across the element, which decreases as ripple current increases, may be calculated with the following equation:

$$\Delta T = \frac{1}{\left(1 + N^2\right)} \times \Delta T_{\text{max}} \tag{1}$$

Where:

 $\Delta T$  = actual temperature differential  $\Delta T_{max}$  = maximum temperature differential (specified by manufacturer) N = ratio of ripple current to dc current

According to this relationship, a 10% ripple current reduces the maximum temperature differential by 1%. An LC network may be used to filter the current flowing to the TEC to reduce the amount of ripple and, more importantly, protect the rest of the system from any electromagnetic interference (EMI).

#### FILTER COMPONENT SELECTION

The LC filter, which may be designed from two different perspectives, both described below, helps estimate the overall performance of the system. The filter should be designed for the worst-case conditions during operation, which is typically when the differential output is at 50% duty cycle. The following section serves as a starting point for the design, and any calculations should be confirmed with a prototype circuit in the lab.

Any filter should always be placed as close as possible to the DRV591 to reduce EMI.




Figure 17. LC Output Filter




Figure 18. LC Half-Circuit Equivalent (for DRV591 Only)



#### LC FILTER IN THE FREQUENCY DOMAIN

The transfer function for a 2<sup>nd</sup> order low-pass filter (Figures 17 and 18) is shown in equation (2):

$$H_{LP}(j\omega) = \frac{1}{-\left(\frac{\omega}{\omega_0}\right)^2 + \frac{1}{Q}\frac{j\omega}{\omega_0} + 1}$$
(2)

$$\omega_0 = \frac{1}{\sqrt{LC}}$$

Q = quality factor

 $\omega = DRV591$  switching frequency

For the DRV591, the differential output switching frequency is typically selected to be 500 kHz. The resonant frequency for the filter is typically chosen to be at least one order of magnitude lower than the switching frequency. Equation (2) may then be simplified to give the following magnitude equation (3). These equations assume the use of the filter in Figure 17.

$$|H_{LP}|_{dB} = -40 \log \left(\frac{f_s}{f_o}\right)$$

$$f_o = \frac{1}{2\pi\sqrt{LC}}$$
(3)

f<sub>s</sub> = 500 kHz (DRV591 switching frequency)

If L=10 μH and C=10 μF, the cutoff frequency is 15.9 kHz, which corresponds to -60 dB of attenuation at the 500 kHz switching frequency. For VDD = 5 V, the amount of ripple voltage at the TEC element is approximately 5 mV.

The average TEC element has a resistance of 1.5  $\Omega$ , so the ripple current through the TEC is approximately 3.4 mA. At the 3-A maximum output current of the DRV591, this 5.4 mA corresponds to 0.11% ripple current, causing less than 0.0001% reduction of the maximum temperature differential of the TEC element (see equation 1).

#### LC FILTER IN THE TIME DOMAIN

The ripple current of an inductor may be calculated using equation (4):

$$\Delta I_{L} = \frac{\left(V_{O} - V_{TEC}\right)DT_{S}}{I} \tag{4}$$

D = duty cycle (0.5 worst case)

$$T_S = 1/f_S = 1/500 \text{ kHz}$$

For  $V_O = 5$  V,  $V_{TEC} = 2.5$  V, and L = 10  $\mu$ H, the inductor ripple current is 250 mA. To calculate how much of that ripple current flows through the TEC element, however, the properties of the filter capacitor must be considered.

For relatively small capacitors (less than 22 µF) with very low equivalent series resistance (ESR, less than 10 m $\Omega$ ), such as ceramic capacitors, the following equation (5) may be used to estimate the ripple voltage on the capacitor due to the change in charge:

$$\Delta V_{C} = \frac{\pi^{2}}{2} (1-D) \left(\frac{f_{O}}{f_{S}}\right)^{2} V_{TEC}$$

$$D = \text{duty cycle}$$
(5)

 $f_s = 500 \text{ kHz}$ 

$$f_0 = \frac{1}{2\pi\sqrt{LC}}$$

For L =  $10 \,\mu\text{H}$  and C =  $10 \,\mu\text{F}$ , the cutoff frequency,  $f_o$ , is 15.9 kHz. For worst case duty cycle of 0.5 and  $V_{TEC}$ =2.5 V, the ripple voltage on the capacitors is 6.2 mV. The ripple current may be calculated by dividing the ripple voltage by the TEC resistance of 1.5  $\Omega$ , resulting in a ripple current through the TEC element of 4.1 mA. Note that this is similar to the value calculated using the frequency domain approach.

For larger capacitors (greater than 22 µF) with relatively high ESR (greater than 100 m $\Omega$ ), such as electrolytic capacitors, the ESR dominates over the chargingdischarging of the capacitor. The following simple equation (6) may be used to estimate the ripple voltage:

$$\Delta V_{C} = \Delta I_{L} \times R_{ESR}$$
 (6)

 $\Delta I_1$  = inductor ripple current

 $R_{ESR}$  = filter capacitor ESR

For a 100  $\mu$ F electrolytic capacitor, an ESR of 0.1  $\Omega$  is common. If the 10 µH inductor is used, delivering 250 mA of ripple current to the capacitor (as calculated above), then the ripple voltage is 25 mV. This is over ten times that of the 10 µF ceramic capacitor, as ceramic capacitors typically have negligible ESR.

#### SWITCHING FREQUENCY CONFIGURATION: OSCILLATOR COMPONENTS ROSC AND Cosc and freq operation

The onboard ramp generator requires an external resistor and capacitor to set the oscillation frequency. The frequency may be either 500 kHz or 100 kHz by selecting the proper capacitor value and by holding the FREQ pin either low (500 kHz) or high (100 kHz). Table 1 shows the values required and FREQ pin configuration for each switching frequency.

**Table 1. Frequency Configuration Options** 

SWITCHING FREQUENCY	Rosc	c <sub>osc</sub>	FREQ
500 kHz	120 kΩ	220 pF	LOW (GND)
100 kHz	120 kΩ	1 nF	HIGH (VDD)



For proper operation, the resistor  $R_{OSC}$  should have 1% tolerance while capacitor  $C_{OSC}$  should be a ceramic type with 10% tolerance. Both components should be grounded to AGND, which should be connected to PGND at a single point, typically where power and ground are physically connected to the printed-circuit board.

#### **EXTERNAL CLOCKING OPERATION**

To synchronize the switching to an external clock signal, pull the INT/EXT terminal low, and drive the clock signal into the COSC terminal. This clock signal must be from 10% to 90% duty cycle and meet the voltage requirements specified in the electrical specifications table. Since the DRV591 includes an internal frequency doubler, the external clock signal must be approximately 250 kHz. Deviations from the 250 kHz clock frequency are allowed and are specified in the electrical characteristic table. The resistor connected from ROSC to ground may be omitted from the circuit in this mode of operation—the source is disconnected internally.

# INPUT CONFIGURATION: DIFFERENTIAL AND SINGLE-ENDED

If a differential input is used, it should be biased around the midrail of the DRV591 and must not exceed the common-mode input range of the input stage (see the operating characteristics at the beginning of the data sheet).

The most common configuration employs a single-ended input. The unused input should be tied to  $V_{DD}/2$ , which may be simply accomplished with a resistive voltage divider. For the best performance, the resistor values chosen should be at least 100 times lower than the input resistance of the DRV591. This prevents the bias voltage at the unused input from shifting when the signal input is applied. A small ceramic capacitor should also be placed from the input to ground to filter noise and keep the voltage stable. An op amp configured as a buffer may also be used to set the voltage at the unused input.

#### **FIXED INTERNAL GAIN**

The differential output voltage may be calculated using equation (7):

$$V_{O} = V_{OUT+} - V_{OUT-} = A_{V} (V_{IN+} - V_{IN-})$$
 (7)

 $A_V$  is the voltage gain, which is fixed internally at 2.34 V/V. The maximum and minimum ratings are provided in the electrical specification table at the beginning of the data sheet

#### POWER SUPPLY DECOUPLING

To reduce the effects of high-frequency transients or spikes, a small ceramic capacitor, typically 0.1  $\mu F$  to 1  $\mu F$ , should be placed as close to each set of PVDD pins of the

DRV591 as possible. For bulk decoupling, a 10  $\mu$ F to 100  $\mu$ F tantalum or aluminum electrolytic capacitor should be placed relatively close to the DRV591.

#### AREF CAPACITOR

The AREF terminal is the output of an internal mid-rail voltage regulator used for the onboard oscillator and ramp generator. The regulator may not be used to provide power to any additional circuitry. A 1  $\mu$ F ceramic capacitor must be connected from AREF to AGND for stability (see oscillator components above for AGND connection information).

#### SHUTDOWN OPERATION

The DRV591 includes a shutdown mode that disables the outputs and places the device in a low supply current state. The SHUTDOWN pin may be controlled with a TTL logic signal. When SHUTDOWN is held high, the device operates normally. When SHUTDOWN is held low, the device is placed in shutdown. The SHUTDOWN pin must not be left floating. If the shutdown feature is unused, the pin may be connected to VDD.

#### **FAULT REPORTING**

The DRV591 includes circuitry to sense three faults:

- Overcurrent
- Undervoltage
- Overtemperature

These three fault conditions are decoded via the FAULT1 and FAULT0 terminals. Internally, these are open-drain outputs, so an external pull-up resistor of 5 k $\Omega$  or greater is required.

**Table 2. Fault Indicators** 

FAULT1	FAULT0	
0	0	Overcurrent
0	1	Undervoltage
1	0	Overtemperature
1	1	Normal operation

The over-current fault is reported when the output current exceeds four amps. As soon as the condition is sensed, the over-current fault is set and the outputs go into a high-impedance state for approximately 3  $\mu s$  to 5  $\mu s$  (500 kHz operation). After 3  $\mu s$  to 5  $\mu s$ , the outputs are re-enabled. If the over-current condition has ended, the fault is cleared and the device resumes normal operation. If the over-current condition still exists, the above sequence repeats.

The under-voltage fault is reported when the operating voltage is reduced below 2.8 V. This fault is not latched, so as soon as the power-supply recovers, the fault is cleared and normal operation resumes. During the under-voltage condition, the outputs go into a high-impedance state to prevent over-dissipation due to increased  $r_{DS(on)}$ .



The over-temperature fault is reported when the junction temperature exceeds 130°C. The device continues operating normally until the junction temperature reaches 190°C, at which point the IC is disabled to prevent permanent damage from occurring. The system's controller must reduce the power demanded from the DRV591 once the over-temperature flag is set, or else the device switches off when it reaches 190°C. This fault is not latched; once the junction temperature drops below 130°C, the fault is cleared, and normal operation resumes.

# POWER DISSIPATION AND MAXIMUM AMBIENT TEMPERATURE

Though the DRV591 is much more efficient than traditional linear solutions, the power drop across the on-resistance of the output transistors does generate some heat in the package, which may be calculated as shown in equation (8):

$$P_{DISS} = (I_{OUT})^2 \times r_{DS(on), \text{ total}}$$
(8)

For example, at the maximum output current of 3 A through a total on-resistance of 130 m $\Omega$  (at T<sub>J</sub> = 25°C), the power dissipated in the package is 1.17 W.

Calculate the maximum ambient temperature using equation (9):

$$T_{A} = T_{J} - (\theta_{JA} \times P_{DISS})$$
 (9)

# PRINTED-CIRCUIT BOARD (PCB) LAYOUT CONSIDERATIONS

Since the DRV591 is a high-current switching device, a few guidelines for the layout of the printed-circuit board (PCB) must be considered:

Grounding. Analog ground (AGND) and power ground (PGND) must be kept separated, ideally back to where the power supply physically connects to the PCB, minimally back to the bulk decoupling capacitor (10 μF ceramic minimum). Furthermore, the PowerPAD ground connection should be made to AGND, not PGND. Ground planes are not recommended for AGND or PGND, traces should be


- used to route the currents. Wide traces (100 mils) should be used for PGND while narrow traces (15 mils) should be used for AGND.
- 2. **Power supply decoupling.** A small 0.1  $\mu$ F to 1  $\mu$ F ceramic capacitor should be placed as close to each set of PVDD pins as possible, connecting from PVDD to PGND. A 0.1  $\mu$ F to 1  $\mu$ F ceramic capacitor should also be placed close to the AVDD pin, connecting from AVDD to AGND. A bulk decoupling capacitor of at least 10  $\mu$ F, preferably ceramic, should be placed close to the DRV591, from PVDD to PGND. If power supply lines are long, additional decoupling may be required.
- Power and output traces. The power and output traces should be sized to handle the desired maximum output current. The output traces should be kept as short as possible to reduce EMI, i.e., the output filter should be placed as close to the DRV591 outputs as possible.
- 4. PowerPAD. The DRV591 in the Quad Flatpack package uses TI's PowerPAD technology to enhance the thermal performance. The PowerPAD is physically connected to the substrate of the DRV591 silicon, which is connected to AGND. The PowerPAD ground connection should therefore be kept separate from PGND as described above. The pad underneath the AGND pin may be connected underneath the device to the PowerPAD ground connection for ease of routing. For additional information on PowerPAD PCB layout, refer to the PowerPAD Thermally Enhanced Package application note, TI literature number SLMA002.
- 5. Thermal performance. For proper thermal performance, the PowerPAD must be soldered down to a thermal land, as described in the *PowerPAD Thermally Enhanced Package* application note, TI literature number SLMA002. In addition, at high current levels (greater than 2 A) or high ambient temperatures (greater than 25°C), an internal plane may be used for heat sinking. The vias under the PowerPAD should make a solid connection, and the plane should not be tied to ground except through the PowerPAD connection, as described above.



#### **MECHANICAL DATA**

#### VFP (S-PQFP-G32)

#### **PowerPAD™ PLASTIC QUAD FLATPACK**



- NOTES:A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
  - E. Falls within JEDEC MS-026

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated