D PACKAGE (TOP VIEW)

SLVS224B - NOVEMBER 1999 - REVISED AUGUST 2002

- Floating Bootstrap or Ground-Reference High-Side Driver
- Adaptive Dead-Time Control
- 50-ns Max Rise/Fall Times With 3.3-nF Load
- 2.4-A Typical Output Current
- 4.5-V to 15-V Supply Voltage Range
- TTL-Compatible Inputs
- Internal Schottky Bootstrap Diode
- Low Supply Current....3 mA Typical
- Ideal for High-Current Single or Multiphase Power Supplies
- 40°C to 125°C Operating Virtual Junction-Temperature Range

description

The TPS2836 and TPS2837 are MOSFET drivers for synchronous-buck power stages. These devices are ideal for designing a high-performance power supply using switching controllers that do not have MOSFET drivers. The drivers are designed to deliver minimum 2-A peak currents into large capacitive loads. The high-side driver can be configured as ground-reference or as floating-bootstrap. An adaptive dead-time control circuit eliminates shoot-through currents through the main power FETs during switching transitions and provides high efficiency for the buck regulator.

The TPS2836 has a noninverting input, while the TPS2837 has an inverting input. These drivers, available in 8-terminal SOIC packages, operate over a junction temperature range of -40° C to 125° C.

	PACKAGED DEVICES				
ТJ	SOIC				
	(D)				
– 40°C to 125°C	TPS2836D				
	TPS2837D				

AVAILABLE OPTIONS

The D package is available taped and reeled. Add R suffix to device type (e.g., TPS2836DR)

Related Synchronous MOS FET Drivers


DEVICE NAME	ADDITIONAL FEATURES	INPUTS		
TPS2830			Noninverted	
TPS2831	ENABLE, SYNC and CROWBAR	CMOS	Inverted	
TPS2832		0100	Noninverted	
TPS2833	W/O ENABLE, SYNC and CROWBAR	CMOS	Inverted	
TPS2834			Noninverted	
TPS2835	ENABLE, SYNC and CROWBAR	TTL	Inverted	




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





functional block diagram



Terminal Functions

TERMIN	NAL		DECODIDEION
NAME	NO.	1/0	DESCRIPTION
BOOT	8	I	Bootstrap terminal. A ceramic capacitor is connected between BOOT and BOOTLO to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1 μ F and 1 μ F.
BOOTLO	6	0	This terminal connects to the junction of the high-side and low-side MOSFETs.
DT	3	Ι	Dead-time control terminal. Connect DT to the junction of the high-side and low-side MOSFETs
HIGHDR	7	0	Output drive for the high-side power MOSFET
IN	1	Ι	Input signal to the MOSFET drivers (noninverting input for the TPS2836; inverting input for the TPS2837).
LOWDR	5	0	Output drive for the low-side power MOSFET
PGND	2		Power ground. Connect to the FET power ground.
VCC	4	Ι	Input supply. Recommended that a 1 μF capacitor be connected from VCC to PGND.



detailed description

low-side driver

The low-side driver is designed to drive low r_{DS(on)} N-channel MOSFETs. The current rating of the driver is 2 A, source and sink.

high-side driver

The high-side driver is designed to drive low $r_{DS(on)}$ N-channel MOSFETs. The current rating of the driver is 2 A, source and sink. The high-side driver can be configured as a ground-reference driver or a floating bootstrap driver. The internal bootstrap diode is a Schottky for improved drive efficiency. The maximum voltage that can be applied between the BOOT terminal and ground is 30 V.

dead-time (DT) control

Dead-time control prevents shoot-through current from flowing through the main power FETs during switching transitions by controlling the turnon times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate drive voltage to the low-side FET is low, and the low-side driver is not allowed to turn on until the voltage at the junction of the power FETs (Vdrain) is low; the TTL-compatible DT terminal connects to the junction of the power FETs.

IN

The IN terminal is a TTL-compatible digital terminal that is the input control signal for the drivers. The TPS2836 has a noninverting input; the TPS2837 has an inverting input.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	–0.3 V to 16 V
Input voltage range: BOOT to PGND (high-side driver ON)	–0.3 V to 30 V
BOOTLO to PGND	–0.3 V to 16 V
BOOT to BOOTLO	–0.3 V to 16 V
IN	–0.3 V to 16 V
DT	–0.3 V to 30 V
Continuous total power dissipation See	Dissipation Rating Table
Operating virtual junction temperature range, T _J	–40°C to 125°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: Unloss otherwise specified all voltages are with respect to RCND.

NOTE 1: Unless otherwise specified, all voltages are with respect to PGND.

	DISSIPATION RATING TABLE					
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING		
D	600 mW	6.0 mW/°C	330 mW	240 mW		

recommended operating conditions

		MIN	NOM MAX	UNIT
Supply voltage,	VCC	4.5	15	V
Input voltage	BOOT to PGND	4.5	28	V



electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 6.5 V, C_L = 3.3 nF (unless otherwise noted)

supply current

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Supply voltage range			4.5		15	V
	Quiescent current	V _{CC} =15 V,	V _(ENABLE) = LOW			100	•
Vcc	Quiescent current	V _{CC} =15 V,	V _(ENABLE) = HIGH		300	400	μA
00	Quiescent current	V _{CC} =12 V, f _{SWX} = 200 kHz, C _{HIGHDR} = 50 pF,	BOOTLO grounded, C _{LOWDR} = 50 pF, See Note 2		3		mA

NOTE 2: Ensured by design, not production tested.

output drivers

	PARAMETER	र	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT	
		Duty cycle < 2%,	V _{BOOT} - V _{BOOTLO} = 4.5 V,	V _{HIGHDR} = 4 V	0.7	1.1		A	
	High-side sink (see Note 4)	t _{pw} < 100 μs	$V_{BOOT} - V_{BOOTLO} = 6.5 V,$	V _{HIGHDR} = 5 V	1.1	1.5			
		(see Note 3)	V _{BOOT} – V _{BOOTLO} = 12 V,	V _{HIGHDR} = 10.5 V	2	2.4			
	High-side	Duty cycle < 2%,	VBOOT - VBOOTLO = 4.5 V,	VHIGHDR = 0.5V	1.2	1.4			
	source	t _{pw} < 100 μs	$V_{BOOT} - V_{BOOTLO} = 6.5 V,$	VHIGHDR = 1.5 V	1.3	1.6		А	
Peak output-	(see Note 4)	(see Note 3)	$V_{BOOT} - V_{BOOTLO} = 12 V,$	V _{HIGHDR} = 1.5 V	2.3	2.7			
current	I and at the state	Duty cycle < 2%,	V _{CC} = 4.5 V,	$V_{LOWDR} = 4 V$	1.3	1.8			
	Low-side sink (see Note 4)	t _{pw} < 100 μs	V _{CC} = 6.5 V,	V _{LOWDR} = 5 V	2	2.5		А	
		(see Note 3)	V _{CC} = 12 V,	$V_{LOWDR} = 10.5 V$	3	3.5			
	Low-side source (see Note 4)	Duty cycle < 2%, t _{pw} < 100 μs (see Note 3)	V _{CC} = 4.5 V,	$V_{LOWDR} = 0.5V$	1.4	1.7		A	
			V _{CC} = 6.5 V,	$V_{LOWDR} = 1.5 V$	2	2.4			
			V _{CC} = 12 V,	$V_{LOWDR} = 1.5 V$	2.5	3			
	High-side sink (see Note 4)		VBOOT - VBOOTLO = 4.5 V,	VHIGHDR = 0.5 V			5	Ω	
			$V_{BOOT} - V_{BOOTLO} = 6.5 V,$	VHIGHDR = 0.5 V			5		
			$V_{BOOT} - V_{BOOTLO} = 12 V,$	V _{HIGHDR} = 0.5 V			5		
			$V_{BOOT} - V_{BOOTLO} = 4.5 V_{,}$	V _{HIGHDR} = 4 V			75		
	High-side source	(see Note 4)	$V_{BOOT} - V_{BOOTLO} = 6.5 V,$	V _{HIGHDR} = 6 V			75	Ω	
Output			$V_{BOOT} - V_{BOOTLO} = 12 V,$	V _{HIGHDR} =11.5 V			75	75	
resistance			V _{DRV} = 4.5 V,	$V_{LOWDR} = 0.5 V$			9		
	Low-side sink (se	ee Note 4)	V _{DRV} = 6.5 V	$V_{LOWDR} = 0.5 V$			7.5	Ω	
			V _{DRV} = 12 V,	$V_{LOWDR} = 0.5 V$			6		
			V _{DRV} = 4.5 V,	$V_{LOWDR} = 4 V$			75		
	Low-side source	(see Note 4)	V _{DRV} = 6.5 V,	$V_{LOWDR} = 6 V$			75	Ω	
1			V _{DRV} = 12 V,	V _{LOWDR} = 11.5 V			75		

NOTES: 3. Ensured by design, not production tested.

4. The pullup/pulldown circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the rDS(on) of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.



electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 6.5 V, C_L = 3.3 nF (unless otherwise noted) (continued)

dead-time

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
VIH	High-level input voltage			0.7V _{CC}			V
VIL	Low-level input voltage	LOWDR	Over the V_{CC} range (see Note 3)			1	V
V_{IH}	High-level input voltage	DT	Quer the Main renge	2			V
V_{IL}	Low-level input voltage	וט	Over the V _{CC} range			1	V

NOTE 3: Ensured by design, not production tested.

digital control terminals (IN)


PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
VIH	High-level input voltage		2			V
V_{IL}	Low-level input voltage	Over the V _{CC} range			1	V

switching characteristics over recommended operating virtual junction temperature range, $C_L = 3.3 \text{ nF}$ (unless otherwise noted)

	PARAMETER	TEST CC	NDITIONS	MIN	TYP	MAX	UNIT		
		V _{BOOT} = 4.5 V,	V _{BOOTLO} = 0 V			60			
	HIGHDR output (see Note 3)	V _{BOOT} = 6.5 V,	V _{BOOTLO} = 0 V			50	ns		
Rise time		V _{BOOT} = 12 V,	VBOOTLO = 0 V			50			
		$V_{CC} = 4.5 V$				40			
	LOWDR output (see Note 3)	V _{CC} = 6.5 V				30	ns		
		V _{CC} = 12 V				30			
		V _{BOOT} = 4.5 V,	V _{BOOTLO} = 0 V			50			
	HIGHDR output (see Note 3)	V _{BOOT} = 6.5 V,	VBOOTLO = 0 V			40	ns		
		V _{BOOT} = 12 V,	VBOOTLO = 0 V			40			
Fall time	LOWDR output (see Note 3)	V _{CC} = 4.5 V				40			
		V _{CC} = 6.5 V				30	ns		
		V _{CC} = 12 V				30			
	HIGHDR going low (excluding dead- time) (see Note 3)	V _{BOOT} = 4.5 V,	V _{BOOTLO} = 0 V			95	ns		
		V _{BOOT} = 6.5 V,	V _{BOOTLO} = 0 V			80			
Propagation delay time		V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			65			
Propagation delay time	LOW/DD seine hisk (such die s	V _{BOOT} = 4.5 V,	V _{BOOTLO} = 0 V			80			
	LOWDR going high (excluding dead-time) (see Note 3)	V _{BOOT} = 6.5 V,	V _{BOOTLO} = 0 V			70	ns		
		V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			60			
		V _{CC} = 4.5 V				80			
Propagation delay time	LOWDR going low (excluding dead- time) (see Note 3)	V _{CC} = 6.5 V				70	ns		
		V _{CC} = 12 V				60			
		V _{CC} = 4.5 V		40		170			
Driver nonoverlap time	DT to LOWDR and LOWDR to HIGHDR (see Note 3)	V _{CC} = 6.5 V		25		135	ns		
	(V _{CC} = 12 V		15		85			


NOTE 3: Ensured by design, not production tested.









SLVS224B - NOVEMBER 1999 - REVISED AUGUST 2002













SLVS224B - NOVEMBER 1999 - REVISED AUGUST 2002

APPLICATION INFORMATION

Figure 17 shows the circuit schematic of a 100-kHz synchronous-buck converter implemented with a TL5001A pulse-width-modulation (PWM) controller and a TPS2837 driver. The converter operates over an input range from 4.5 V to 12 V and has a 3.3-V output. The circuit can supply 3 A continuous load and the transient load is 5 A. The converter achieves an efficiency of 94% for $V_{IN} = 5 V$, $I_{load} = 1 A$, and 93% for $V_{IN} = 5 V$, $I_{load} = 3 A$.




Figure 17. 3.3 V 3 A Synchronous-Buck Converter Circuit



APPLICATION INFORMATION

Great care should be taken when laying out the PC board. The power-processing section is the most critical and will generate large amounts of EMI if not properly configured. The junction of Q1, Q2, and L1 should be very tight. The connection from Q1 drain to the positive sides of C5, C10, and C11 and the connection from Q2 source to the negative sides of C5, C10, and C11 should be as short as possible. The negative terminals of C7 and C12 should also be connected to Q2 source.

Next, the traces from the MOSFET driver to the power switches should be considered. The BOOTLO signal from the junction of Q1 and Q2 carries the large gate drive current pulses and should be as heavy as the gate drive traces. The bypass capacitor (C14) should be tied directly across V_{CC} and PGND.

The next most sensitive node is the FB node on the controller (terminal 4 on the TL5001A). This node is very sensitive to noise pickup and should be isolated from the high-current power stage and be as short as possible. The ground around the controller and low-level circuitry should be tied to the power ground as the output. If these three areas are properly laid out, the rest of the circuit should not have other EMI problems and the power supply will be relatively free of noise.




SLVS224B - NOVEMBER 1999 - REVISED AUGUST 2002

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated