# Precision Analog-to-Digital Converter (ADC) and Digital-to-Analog Converters (DACs) with 8051 Microcontroller and Flash Memory 

## FEATURES

## ANALOG FEATURES

- 24-BITS NO MISSING CODES
- 22-BITS EFFECTIVE RESOLUTION AT 10Hz Low Noise: 75nV
- PGA FROM 1 TO 128
- PRECISION ON-CHIP VOLTAGE REFERENCE:

Accuracy: 0.2\%
Drift: 5ppm $/{ }^{\circ} \mathrm{C}$

- 8 DIFFERENTIAL/SINGLE-ENDED CHANNELS
- ON-CHIP OFFSET/GAIN CALIBRATION
- OFFSET DRIFT: $0.02 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$
- GAIN DRIFT: 0.5 PPM $/{ }^{\circ} \mathrm{C}$
- ON-CHIP TEMPERATURE SENSOR
- SELECTABLE BUFFER INPUT
- BURNOUT DETECT
- QUAD 16-BIT MONOTONIC VOLTAGE DACs: 2 VDACs Can Be Programmed as IDACs $8 \mu \mathrm{~s}$ Settling Time


## DIGITAL FEATURES

Microcontroller Core

- 8051 COMPATIBLE
- HIGH SPEED CORE:

4 Clocks per Instruction Cycle

- DC TO 30MHz
- SINGLE INSTRUCTION 133ns
- DUAL DATA POINTER

Memory

- UP TO 32kB FLASH DATA MEMORY
- FLASH MEMORY PARTITIONING
- ENDURANCE 1M ERASE/WRITE CYCLES, 100 YEAR DATA RETENTION
- IN-SYSTEM SERIALLY PROGRAMMABLE
- EXTERNAL PROGRAM/DATA MEMORY (64kB)
- 1280 BYTES DATA SRAM
- FLASH MEMORY SECURITY
- 2kB BOOT ROM
- PROGRAMMABLE WAIT STATE CONTROL

Peripheral Features

- 34 I/O PINS
- ADDITIONAL 32-BIT ACCUMULATOR
- THREE 16-BIT TIMER/COUNTERS
- SYSTEM TIMERS
- PROGRAMMABLE WATCHDOG TIMER
- FULL DUPLEX DUAL UART
- MASTER/SLAVE SPI ${ }^{\text {TM }}$ WITH DMA
- MULTI-MASTER I$^{2} C^{T M}$
- 16-BIT PWM
- POWER MANAGEMENT CONTROL
- INTERNAL CLOCK DIVIDER
- IDLE MODE CURRENT < 200 AA
- STOP MODE CURRENT < 100nA
- PROGRAMMABLE BROWNOUT RESET
- PROGRAMMABLE LOW VOLTAGE DETECT
- 21 INTERRUPT SOURCES
- TWO HARDWARE BREAKPOINTS

GENERAL FEATURES

- PIN COMPATIBLE WITH MSC1210 FAMILY
- PACKAGE: TQFP-64
- LOW POWER: 4mW
- INDUSTRIAL TEMPERATURE RANGE: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- POWER SUPPLY: 2.7V to 5.25 V


## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- INSTRUMENTATION
- LIQUID/GAS CHROMATOGRAPHY
- BLOOD ANALYSIS
- SMART TRANSMITTERS
- PORTABLE INSTRUMENTS
- WEIGH SCALES
- PRESSURE TRANSDUCERS
- INTELLIGENT SENSORS
- PORTABLE APPLICATIONS
- DAS SYSTEMS

PACKAGE/ORDERING INFORMATION

| PRODUCT | FLASH MEMORY | PACKAGE-LEAD | PACKAGE DESIGNATOR ${ }^{(1)}$ | $\begin{aligned} & \text { SPECIFIED } \\ & \text { TEMPERATURE } \\ & \text { RANGE } \end{aligned}$ | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSC1211Y2 MSC1211Y2 | $4 k$ $4 k$ | TQFP-64 | PAG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSC1211Y2 | MSC1211Y2PAGT MSC1211Y2PAGR | Tape and Reel, 250 Tape and Reel, 2000 |
| $\begin{aligned} & \text { MSC1211Y3 } \\ & \text { MSC1211Y3 } \end{aligned}$ | 8k | TQFP-64 | PAG | $-40^{\circ} \mathrm{C}$ to ${ }_{\text {" }}+85^{\circ} \mathrm{C}$ | MSC1211Y3 | MSC1211Y3PAGT MSC1211Y3PAGR | Tape and Reel, 250 Tape and Reel, 2000 |
| $\begin{aligned} & \text { MSC1211Y4 } \\ & \text { MSC1211Y4 } \end{aligned}$ | 16k | TQFP-64 | PAG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSC1211Y4 | MSC1211Y4PAGT MSC1211Y4PAGR | Tape and Reel, 250 <br> Tape and Reel, 2000 |
| MSC1211Y5 <br> MSC1211Y5 | 32 k 32 k | TQFP-64 | PAG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSC1211Y5 | MSC1211Y5PAGT MSC1211Y5PAGR | Tape and Reel, 250 Tape and Reel, 2000 |

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com/msc.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$



NOTE: (1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute-maximumrated conditions for extended periods may affect device reliability.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## MSC1211YX FAMILY FEATURES

| FEATURES ${ }^{(1)}$ | MSC1211Y2 ${ }^{(2)}$ | MSC1211Y3 ${ }^{(2)}$ | MSC1211Y4 ${ }^{(2)}$ | MSC1211Y5 ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Flash Program Memory (Bytes) | Up to 4k | Up to 8k | Up to 16k | Up to 32k |
| Flash Data Memory (Bytes) | Up to 4k | Up to 8k | Up to 16k | Up to 32k |
| Internal Scratchpad RAM (Bytes) | 256 | 256 | 256 | 256 |
| Internal MOVX SRAM (Bytes) | 1024 | 1024 | 1024 | 1024 |
| Externally Accessible Memory (Bytes) | 64k Program, 64k Data | 64k Program, 64k Data | 64k Program, 64k Data | 64k Program, 64k Data |

NOTES: (1) All peripheral features are the same on all devices; the flash memory size is the only difference. (2) The last digit of the part number ( N ) represents the onboard flash size $=\left(2^{N}\right)$ kBytes.

## ELECTRICAL CHARACTERISTICS: AV ${ }_{\text {DD }}=5 \mathrm{~V}$

All specifications from $T_{\text {MIN }}$ to $T_{M A X}, D V_{D D}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\text {MOD }}=15.625 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer ON, $\mathrm{f}_{\text {DATA }}=10 \mathrm{~Hz}$, Bipolar, and $\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise noted. For $V_{D A C}, V_{R E F}=A V_{D D}, R_{\text {LOAD }}=10 k \Omega$, and $C_{L O A D}=200 \mathrm{pF}$, unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITION} \& \multicolumn{3}{|c|}{MSC1211Yx} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& \\
\hline \begin{tabular}{l}
ANALOG INPUT (AINO-AIN7, AINCOM) \\
Analog Input Range \\
Full-Scale Input Voltage Range \\
Differential Input Impedance \\
Input Current \\
Bandwidth \\
Fast Settling Filter \\
Sinc\({ }^{2}\) Filter \\
Sinc \({ }^{3}\) Filter \\
Programmable Gain Amplifier \\
Input Capacitance \\
Input Leakage Current \\
Burnout Current Sources
\end{tabular} \& Buffer OFF
Buffer ON
\((\mathrm{In}+)-(\mathrm{In}-)\) See Figure 4
Buffer OFF
Buffer ON
-3 dB
-3 dB
-3 dB
User-Selectable Gain Ranges
Buffer ON
Multiplexer Channel Off, \(\mathrm{T}=+25^{\circ} \mathrm{C}\)
Sensor Input Open Circuit \& \[
\begin{gathered}
\text { AGND }-0.1 \\
\text { AGND }+50 \mathrm{mV}
\end{gathered}
\] \& \(5 / P G A\)
0.5
\(0.469 \cdot f_{\text {DATA }}\)
\(0.318 \cdot f_{\text {DATA }}\)
\(0.262 \cdot f_{\text {DATA }}\)
4
0.5
\(\pm 2\) \& \[
\begin{aligned}
\& \mathrm{AV}_{\mathrm{DD}}+0.1 \\
\& \mathrm{AV} \mathrm{~V}_{\mathrm{DD}}-1.5 \\
\& \pm \mathrm{V}_{\mathrm{REF}} / \mathrm{PGA}
\end{aligned}
\] \& \begin{tabular}{l}
V \\
V \\
V \\
\(\mathrm{M} \Omega\) \\
nA \\
pF \\
pA \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
ADC OFFSET DAC \\
Offset DAC Range Offset DAC Monotonicity Offset DAC Gain Error Offset DAC Gain Error Drift
\end{tabular} \& \& 8 \& \[
\begin{gathered}
\pm \mathrm{V}_{\mathrm{REF}} /(2 \cdot \mathrm{PGA}) \\
\pm 1.5 \\
1
\end{gathered}
\] \& \& ```
V
Bits
% of Range
ppm/ }\mp@subsup{}{}{\circ}\textrm{C
``` \\
\hline \begin{tabular}{l}
SYSTEM PERFORMANCE \\
Resolution \\
ENOB \\
Output Noise \\
No Missing Codes \\
Integral Nonlinearity \\
Offset Error \\
Offset Drift \({ }^{(1)}\) \\
Gain Error \({ }^{(2)}\) \\
Gain Error Driff( \({ }^{1)}\) \\
System Gain Calibration Range \\
System Offset Calibration Range \\
Common-Mode Rejection \\
Normal Mode Rejection \\
Power-Supply Rejection
\end{tabular} \& \begin{tabular}{l}
Sinc \({ }^{3}\) Filter \\
End Point Fit, Differential Input \\
After Calibration \\
Before Calibration \\
After Calibration \\
Before Calibration \\
At DC
\[
\begin{aligned}
\mathrm{f}_{\mathrm{CM}} \& =60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz} \\
\mathrm{f}_{\mathrm{CM}} \& =50 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=50 \mathrm{~Hz} \\
\mathrm{f}_{\mathrm{CM}} \& =60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=60 \mathrm{~Hz} \\
\mathrm{f}_{\mathrm{SIG}} \& =50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=50 \mathrm{~Hz} \\
\mathrm{f}_{\mathrm{SIG}} \& =60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=60 \mathrm{~Hz}
\end{aligned}
\] \\
At \(\mathrm{DC}, \mathrm{dB}=-20 \log \left(\Delta \mathrm{~V}_{\mathrm{OUT}} / \Delta \mathrm{V}_{\mathrm{DD}}\right)^{(3)}\)
\end{tabular} \&  \& 22
Typical Characte
7.5
0.02
0.005
0.5

115
130
120
120
100
100
88 \& tics

$$
\pm 0.0015
$$

$$
\begin{gathered}
120 \\
50
\end{gathered}
$$ \& Bits

Bits
Bits
$\%$ FSR
ppm of FS
ppm of $\mathrm{FS} /{ }^{\circ} \mathrm{C}$
$\%$
$\mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$\%$ of FS
$\%$ of FS
dB
dB
dB
dB
dB
dB
dB <br>

\hline | VOLTAGE REFERENCE INPUTS |
| :--- |
| Reference Input Range ADC $V_{\text {REF }}$ |
| Common-Mode Rejection Input Current ${ }^{(4)}$ |
| DAC Reference Current | \& REF IN+, REF IN-

$$
\begin{gathered}
\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\text { REF IN- }) \\
\text { At DC } \\
\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}, \text { ADC Only }
\end{gathered}
$$

For Each DAC, 5V Reference \& $$
\begin{aligned}
& 0.0 \\
& 0.3
\end{aligned}
$$ \& \[

$$
\begin{gathered}
2.5 \\
110 \\
10 \\
25
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
A V_{D D}^{(2)} \\
A V_{D D}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mathrm{~dB} \\
\mu \mathrm{~A} \\
\mu \mathrm{~A}
\end{gathered}
$$
\] <br>

\hline | ON-CHIP VOLTAGE REFERENCE |
| :--- |
| Output Voltage |
| Power-Supply Rejection Ratio |
| Short-Circuit Current Source |
| Short-Circuit Current Sink |
| Short-Circuit Duration |
| Drift |
| Output Impedance |
| Startup Time from Power ON |
| Temperature Sensor |
| Temperature Sensor Voltage |
| Temperature Sensor Coefficient | \& | $\begin{gathered} \text { VREFH }=1 \text { at }+25^{\circ} \mathrm{C}, \mathrm{PGA}=1,2,4,8 \\ \text { VREFH }=0 \end{gathered}$ |
| :--- |
| Sink or Source |
| Sourcing $100 \mu \mathrm{~A}$ |
| $\mathrm{C}_{\text {REFOUT }}=0.1 \mu \mathrm{~F}$ $\mathrm{T}=+25^{\circ} \mathrm{C}$ | \& 2.495 \& 2.5

1.25
65
8
50
Indefinite
5
3
8
115
375 \& 2.505 \& V
V
dB
mA
$\mu \mathrm{A}$
$\mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$\Omega$
ms
mV
$\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br>

\hline | VOLTAGE DAC STATIC PERFORMANCE (5) |
| :--- |
| Resolution |
| Relative Accuracy |
| Differential Nonlinearity |
| Zero Code Error |
| Full-Scale Error |
| Gain Error |
| Zero Code Error Drift |
| Gain Temperature Coefficient | \& All Os Loaded to DAC Register All 1s Loaded to DAC Register \& \[

$$
\begin{gathered}
16 \\
\\
-1.25 \\
-1.25
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\pm 0.05 \\
+13 \\
0 \\
0 \\
\pm 20 \\
\pm 5
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\pm 0.146 \\
\pm 1 \\
+35 \\
\\
+1.25
\end{gathered}
$$
\] \& Bits

$\%$
LSB
mV
$\%$ of FSR
$\%$ of FSR
$\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$
ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ <br>
\hline
\end{tabular}

## ELECTRICAL CHARACTERISTICS: $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}$ (Cont.)

All specifications from $T_{\text {MIN }}$ to $T_{M A X}, D V_{D D}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer $\mathrm{ON}, \mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz}$, Bipolar, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise noted. For $V_{D A C}, V_{R E F}=A V_{D D}, R_{\text {LOAD }}=10 \mathrm{k} \Omega$, and $C_{\text {LOAD }}=200 \mathrm{pF}$, unless otherwise noted.

| PARAMETER | CONDITION | MSC1211Yx |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| VOLTAGE DAC OUTPUT CHARACTERISTICS(6) <br> Output Voltage Range <br> Output Voltage Settling Time <br> Slew Rate <br> DC Output Impedance <br> Short-Circuit Current | To $\pm 0.003 \%$ FSR, $0200_{\mathrm{H}}$ to $\mathrm{FDOO}_{\mathrm{H}}$ <br> All 1s Loaded to DAC Register | AGND | $\begin{gathered} 8 \\ 1 \\ 7 \\ 20 \end{gathered}$ | $\mathrm{AV}_{\mathrm{DD}}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~s} \\ \mathrm{~V} / \mu \mathrm{s} \\ \Omega \\ \mathrm{~mA} \end{gathered}$ |
| IDAC OUTPUT CHARACTERISTICS <br> Full-Scale Output Current Maximum Short-Circuit Current Duration Compliance Voltage Relative Accuracy Zero Code Error Full-Scale Error Gain Error | Maximum $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$ <br> Over Full Range |  | $\begin{gathered} 25 \\ \text { Indefinite } \\ \mathrm{AV}_{\mathrm{DD}}-1.5 \\ 0.185 \\ 0.5 \\ -0.4 \\ -0.6 \end{gathered}$ |  | mA <br> V <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> \% of FSR |
| ANALOG POWER-SUPPLY REQUIREMENTS <br> Power-Supply Voltage <br> Analog Current <br> $I_{\text {ADC }}+I_{\text {VREF }}$ <br> ADC Current <br> ADC Current $I_{\text {ADC }}$ <br> VDAC Current <br> $I_{\text {VDAC }}$ <br> $\mathrm{V}_{\text {REF }}$ Supply Current <br> IVREF | $\begin{gathered} A V_{D D} \\ \text { Analog OFF, PDAD }=1 \\ \text { PGA }=1 \text {, Buffer OFF } \\ \text { PGA }=128 \text {, Buffer OFF } \\ \text { PGA }=1 \text {, Buffer ON } \\ \text { PGA }=128 \text {, Buffer ON } \end{gathered}$ <br> Excluding Load Current External Reference $\text { ADC ON, } \mathrm{V}_{\mathrm{DAC}} \mathrm{OFF}$ | 4.75 | $\begin{aligned} & <1 \\ & 200 \\ & 500 \\ & 240 \\ & 850 \\ & 250 \\ & 250 \end{aligned}$ | 5.25 | V nA $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

NOTES: (1) Calibration can minimize these errors. (2) The gain calibration cannot have a REF $I N+$ of more than $A V_{D D}-1.5 \mathrm{~V}$ with buffer ON . To calibrate gain, turn buffer off. (3) $\mathrm{DV}_{\text {OUT }}$ is change in digital result. (4) 12 pF switched capacitor at $\mathrm{f}_{\text {SAMP }}$ clock frequency (see Figure 6). (5) Linearity calculated using a reduced code range of 512 to 65024; output unloaded. (6) Ensured by design and characterization, not production tested.

## ELECTRICAL CHARACTERISTICS: AV

All specifications from $T_{\text {MIN }}$ to $T_{M A X}, A V_{D D}=+3 V, D V_{D D}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\text {MOD }}=15.625 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer $\mathrm{ON}, \mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz}$, Bipolar, and $\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+1.25 \mathrm{~V}$, unless otherwise noted. For $V_{D A C}, V_{R E F}=A V_{D D}, R_{\text {LOAD }}=10 \mathrm{k} \Omega$, and $C_{\text {LOAD }}=200 \mathrm{pF}$, unless otherwise noted.

| PARAMETER | CONDITION | MSC1211Yx |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ANALOG INPUT (AIN0-AIN7, AINCOM) <br> Analog Input Range <br> Full-Scale Input Voltage Range <br> Differential Input Impedance <br> Input Current <br> Bandwidth <br> Fast Settling Filter <br> Sinc ${ }^{2}$ Filter <br> Sinc ${ }^{3}$ Filter <br> Programmable Gain Amplifier <br> Input Capacitance <br> Input Leakage Current <br> Burnout Current Sources | Buffer OFF Buffer ON $(\mathrm{In}+)-(\mathrm{In}-)$ See Figure 4 Buffer OFF Buffer ON -3 dB -3 dB -3 dB User-Selectable Gain Ranges Buffer On Multiplexer Channel Off, T $=+25^{\circ} \mathrm{C}$ Sensor Input Open Circuit | $\begin{gathered} \text { AGND }-0.1 \\ \text { AGND }+50 \mathrm{mV} \end{gathered}$ | $5 /$ PGA 0.5 $0.469 \cdot f_{\text {DATA }}$ $0.318 \cdot f_{\text {DATA }}$ $0.262 \cdot f_{\text {DATA }}$ 4 0.5 $\pm 2$ | $\begin{aligned} & \mathrm{AV}_{\mathrm{DD}}+0.1 \\ & \mathrm{AV} \mathrm{DD}_{\mathrm{DD}}-1.5 \\ & \pm \mathrm{V}_{\mathrm{REF}} / \mathrm{PGA} \end{aligned}$ | V <br> V <br> V <br> M $\Omega$ <br> nA <br> pF <br> pA <br> $\mu \mathrm{A}$ |
| ADC OFFSET DAC <br> Offset DAC Range Offset DAC Monotonicity Offset DAC Gain Error Offset DAC Gain Error Drift |  | 8 | $\begin{gathered} \pm \mathrm{V}_{\mathrm{REF}} /(2 \cdot \mathrm{PGA}) \\ \pm 1.5 \\ 1 \end{gathered}$ |  | V Bits \% of Range $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| SYSTEM PERFORMANCE <br> Resolution <br> ENOB <br> Output Noise <br> No Missing Codes <br> Integral Nonlinearity <br> Offset Error <br> Offset Drift ${ }^{(1)}$ <br> Gain Error ${ }^{(2)}$ <br> Gain Error Drift ${ }^{1)}$ <br> System Gain Calibration Range System Offset Calibration Range | Sinc $^{3}$ Filter <br> End Point Fit, Differential Input <br> After Calibration <br> Before Calibration <br> After Calibration <br> Before Calibration |  | 22 Typical Characte $\begin{gathered} 7.5 \\ 0.02 \\ 0.005 \\ 1.0 \end{gathered}$ | istics $\pm 0.0015$ $\begin{gathered} 120 \\ 50 \end{gathered}$ | Bits Bits Bits $\%$ FSR ppm of FS ppm of $\mathrm{FS} /{ }^{\circ} \mathrm{C}$ $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\%$ of FS $\%$ of FS |

## ELECTRICAL CHARACTERISTICS: AV ${ }_{\text {DD }}=3 V$ (Cont.)

All specifications from $T_{\text {MIN }}$ to $T_{M A X}, A V_{D D}=+3 V, D V_{D D}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer ON, $\mathrm{f}_{\text {DATA }}=10 \mathrm{~Hz}$, and Bipolar, $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+1.25 \mathrm{~V}$, unless otherwise noted. For $\mathrm{V}_{\mathrm{DAC}}, \mathrm{V}_{\mathrm{REF}}=A \mathrm{~V}_{\mathrm{DD}}, \mathrm{R}_{\mathrm{LOAD}}=10 \mathrm{k} \Omega$, and $\mathrm{C}_{\mathrm{LOAD}}=200 \mathrm{pF}$, unless otherwise noted.

| PARAMETER | CONDITION | MSC1211Yx |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| SYSTEM PERFORMANCE (Cont.) <br> Common-Mode Rejection <br> Normal Mode Rejection <br> Power-Supply Rejection | At DC $\begin{aligned} & \mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{CM}}=50 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=50 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=60 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{SIG}}=50 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=50 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{SIG}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=60 \mathrm{~Hz} \end{aligned}$ <br> At $\mathrm{DC}, \mathrm{dB}=-20 \log \left(\mathrm{DV}_{\mathrm{OUT}} / \mathrm{DV}_{\mathrm{DD}}\right)^{(3)}$ | 100 | $\begin{gathered} 115 \\ 130 \\ 120 \\ 120 \\ 100 \\ 100 \\ 85 \end{gathered}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| VOLTAGE REFERENCE INPUTS <br> Reference Input Range <br> ADC $V_{\text {REF }}$ <br> Common-Mode Rejection Input Current ${ }^{(4)}$ <br> DAC Reference Current | REF IN+, REF IN- $\begin{gathered} \mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\text { REF IN- }) \\ \text { At DC } \\ \mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}, \text { ADC Only } \end{gathered}$ For each DAC, 3V Reference | $\begin{aligned} & 0.0 \\ & 0.3 \end{aligned}$ | $\begin{gathered} 1.25 \\ 110 \\ 10 \\ 25 \end{gathered}$ | $\begin{gathered} A V_{D D^{(2)}}^{(2)} \\ A V_{D D} \end{gathered}$ | V V dB $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| ON-CHIP VOLTAGE REFERENCE <br> Output Voltage <br> Power-Supply Rejection Ratio <br> Short-Circuit Current Source <br> Short-Circuit Current Sink <br> Short-Circuit Duration <br> Drift <br> Output Impedance <br> Startup Time from Power ON <br> Temperature Sensor <br> Temperature Sensor Voltage <br> Temperature Sensor Coefficient | VREFH $=0$ at $+25^{\circ} \mathrm{C}, \mathrm{PGA}=1,2,4,8$ <br> Sink or Source <br> Sourcing $100 \mu \mathrm{~A}$ <br> $\mathrm{C}_{\text {REFOUT }}=0.1 \mu \mathrm{~F}$ <br> $\mathrm{T}=+25^{\circ} \mathrm{C}$ | 1.245 | 1.25 65 2.6 50 Indefinite 5 3 8 115 375 | 1.255 | V dB mA $\mu \mathrm{A}$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\Omega$ ms mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| VOLTAGE DAC STATIC PERFORMANCE ${ }^{(5)}$ <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> Zero Code Error <br> Full-Scale Error <br> Gain Error <br> Zero Code Error Drift <br> Gain Temperature Coefficient | Ensured Monotonic by Design All Os Loaded to DAC Register All 1s Loaded to DAC Register | 16 $\begin{aligned} & -1.25 \\ & -1.25 \end{aligned}$ | $\begin{gathered} \pm 0.05 \\ \\ +13 \\ 0 \\ 0 \\ \pm 20 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \pm 0.146 \\ \pm 1 \\ +35 \\ \\ \pm 1.25 \end{gathered}$ | Bits <br> \% of FSR <br> LSB <br> mV <br> \% of FSR <br> \% of FSR <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ |
| VOLTAGE DAC OUTPUT CHARACTERISTICS ${ }^{(6)}$ <br> Output Voltage Range <br> Output Voltage Settling Time <br> Slew Rate <br> DC Output Impedance <br> Short-Circuit Current | To $\pm 0.003 \%$ FSR, $0200_{\mathrm{H}}$ to $\mathrm{FDOO}_{\mathrm{H}}$ <br> All 1s Loaded to DAC Register | AGND | $\begin{gathered} 8 \\ 1 \\ 7 \\ 16 \end{gathered}$ | $\mathrm{AV}_{\mathrm{DD}}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~s} \\ \mathrm{~V} / \mu \mathrm{s} \\ \Omega \\ \mathrm{~mA} \end{gathered}$ |
| IDAC OUTPUT CHARACTERISTICS <br> Full-Scale Output Current Maximum Short-Circuit Current Duration <br> Compliance Voltage <br> Relative Accuracy <br> Zero Code Error <br> Full-Scale Error <br> Gain Error | Maximum $\mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V}$ <br> Over Full Range |  | $\begin{gathered} 25 \\ \text { Indefinite } \\ \mathrm{AV}_{\mathrm{DD}}-1.5 \\ 0.185 \\ 0.5 \\ -0.4 \\ -0.6 \end{gathered}$ |  | mA <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> \% of FSR |
| POWER-SUPPLY REQUIREMENTS <br> Power-Supply Voltage <br> Analog Current <br> $I_{\text {ADC }}+I_{\text {VREF }}$ <br> ADC Current <br> ADC Current $I_{\text {ADC }}$ <br> VDAC Current <br> $I_{\text {VDAC }}$ <br> $V_{\text {REF }}$ Current <br> $I_{\text {VREF }}$ | $\begin{gathered} A V_{D D} \\ \text { Analog OFF, PDAD }=1 \\ \text { PGA }=1 \text {, Buffer OFF } \\ \text { PGA }=128 \text {, Buffer OFF } \\ \text { PGA }=1 \text {, Buffer ON } \\ \text { PGA }=128 \text {, Buffer ON } \end{gathered}$ <br> Excluding Load Current External Reference | 2.7 | $\begin{aligned} & <1 \\ & 200 \\ & 500 \\ & 240 \\ & 850 \\ & 250 \\ & 250 \end{aligned}$ | 3.6 | V <br> nA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |

NOTES: (1) Calibration can minimize these errors. (2) The gain calibration cannot have a REF $\operatorname{IN}+$ of more than $A V_{D D}-1.5 \mathrm{~V}$ with buffer ON. To calibrate gain, turn buffer off. (3) $\mathrm{DV}_{\text {OUT }}$ is change in digital result. (4) 12pF switched capacitor at $\mathrm{f}_{\text {SAMP }}$ clock frequency (see Figure 6). (5) Linearity calculated using a reduced code range of 512 to 65024; output unloaded. (6) Ensured by design and characterization, not production tested.

## DIGITAL CHARACTERISTICS: $\mathrm{DV}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.25 V

All specifications from $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise specified.

| PARAMETER | CONDITION | MSC1211Yx |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| POWER-SUPPLY REQUIREMENTS | $\begin{gathered} \mathrm{DV}_{\mathrm{DD}} \\ \text { Normal Mode, } \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ \text { Normal Mode, } \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \\ \text { Stop Mode } \end{gathered}$ | 2.7 | $\begin{gathered} 1.3 \\ 6 \\ 100 \end{gathered}$ | 3.6 | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{nA} \end{gathered}$ |
|  | $\begin{gathered} \mathrm{DV}_{\mathrm{DD}} \\ \text { Normal Mode, } \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ \text { Normal Mode, } \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \\ \text { Stop Mode } \end{gathered}$ | 4.75 | $\begin{gathered} 2.2 \\ 14 \\ 100 \\ \hline \end{gathered}$ | 5.25 | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{nA} \end{gathered}$ |
| DIGITAL INPUT/OUTPUT (CMOS) <br> Logic Level: $\mathrm{V}_{\mathrm{IH}}$ (except XIN pin) <br> $\mathrm{V}_{\mathrm{IL}}$ (except XIN pin) <br> Ports 0-3, Input Leakage Current, Input Mode <br> Pins EA, XIN Input Leakage Current <br> $\mathrm{V}_{\mathrm{OL}}$, ALE, PSEN, Ports 0-3, All Output Modes <br> $\mathrm{V}_{\mathrm{OL}}$, ALE, PSEN, Ports 0-3, All Output Modes <br> $\mathrm{V}_{\text {OH }}$, ALE, $\overline{\text { PSEN }}$, Ports 0-3, Strong Drive Output <br> $\mathrm{V}_{\mathrm{OH}}$, ALE, $\overline{\text { PSEN }}$, Ports 0-3, Strong Drive Output <br> Ports 0-3 Pull-Up Resistors <br> Pins ALE, PSEN, Pull-Up Resistors <br> Pin RST, Pull-Down Resistor | $\begin{gathered} \mathrm{V}_{\mathrm{IH}}=D \mathrm{~V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{IH}}=0 \mathrm{~V} \\ \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OL}}=30 \mathrm{~mA}, 3 \mathrm{~V}(20 \mathrm{~mA}) \\ \mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OH}}=30 \mathrm{~mA}, 3 \mathrm{~V}(20 \mathrm{~mA}) \end{gathered}$ <br> Flash Programming Mode Only | $\begin{gathered} 0.6 \cdot \mathrm{DV}_{\mathrm{DD}} \\ \text { DGND } \\ -10 \\ \\ \text { DGND } \\ \\ D_{\text {DD }}-0.4 \end{gathered}$ | $\begin{gathered} 0 \\ 0 \\ \\ 1.5 \\ D V_{D D}-0.1 \\ D V_{D D}-1.5 \\ 9 \\ 9 \\ 200 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{DV}_{\mathrm{DD}} \\ 0.2 \cdot \mathrm{DV}_{\mathrm{DD}} \\ +10 \\ 0.4 \\ \\ \\ \mathrm{DV}_{\mathrm{DD}} \end{gathered}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> V <br> V <br> V <br> $\mathrm{k} \Omega$ <br> $\mathrm{k} \Omega$ <br> $\mathrm{k} \Omega$ |

## FLASH MEMORY CHARACTERISTICS: $\mathrm{DV}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.25 V

$t_{\text {USEC }}=1 \mu \mathrm{~s}, \mathrm{t}_{\text {MSEC }}=1 \mathrm{~ms}$

|  |  | MSC1211Yx |  |  |
| :--- | :---: | :---: | :---: | :---: |
| PARAMETER | CONDITION | MIN | TYP | MAX |
| Flash Memory Endurance |  | 100,000 | $1,000,000$ |  |
| Flash Memory Data Retention |  | 100 |  | cycles |
| Mass and Page Erase Time | Set with FER Value in FTCON | 10 |  |  |
| Flash Memory Data Retention | Set with FWR Value in FTCON | 30 |  |  |

## AC ELECTRICAL CHARACTERISTICS ${ }^{(1)(2): ~} \mathrm{DV}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.25 V

| SYMBOL | FIGURE | PARAMETER | 2.7V to 3.6V |  | 4.75 V to 5.25 V |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\begin{aligned} & \text { System Clock } \\ & \mathrm{f}_{\mathrm{OSC}}{ }^{(3)} \\ & 1 / \mathrm{osc}^{(3)} \\ & \mathrm{f}_{\mathrm{OSC}}{ }^{(3)} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | ```External Crystal Frequency (fosc) External Clock Frequency (fosc) External Ceramic Resonator Frequency (fosc)``` | $\begin{aligned} & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 16 \\ & 16 \\ & 12 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \\ & 12 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Program Memory <br> tLHLL <br> $t_{\text {AVLL }}$ <br> tLLAX <br> tLIIV <br> tLLPL <br> $t_{\text {PLPH }}$ <br> $t_{\text {PLIV }}$ <br> $t_{\text {PXIX }}$ <br> $t_{\text {PxIZ }}$ <br> $\mathrm{t}_{\text {AVIV }}$ <br> $t_{\text {PLAZ }}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \\ & \mathrm{~A} \\ & \mathrm{~A} \\ & \mathrm{~A} \\ & \mathrm{~A} \\ & \mathrm{~A} \\ & \mathrm{~A} \\ & \mathrm{~A} \\ & \mathrm{~A} \\ & \mathrm{~A} \end{aligned}$ | ALE Pulse Width <br> Address Valid to ALE LOW <br> Address Hold After ALE LOW <br> ALE LOW to Valid Instruction In <br> ALE LOW to $\overline{\text { PSEN }}$ LOW <br> PSEN Pulse Width <br> $\overline{\text { PSEN }}$ LOW to Valid Instruction In Input Instruction Hold After PSEN Input Instruction Float After PSEN Address to Valid Instruction In PSEN LOW to Address Float | $\begin{gathered} 1.5 \mathrm{t}_{\mathrm{CLK}}-5 \\ 0.5 \mathrm{t}_{\mathrm{CLK}}-10 \\ 0.5 \mathrm{t}_{\mathrm{CLK}} \\ 0.5 \mathrm{t}_{\mathrm{CLK}} \\ 2 \mathrm{t}_{\mathrm{CLK}}-5 \end{gathered}$ | $2.5 t_{\text {CLK }}-35$ $2 \mathrm{t}_{\mathrm{CLK}}-40$ $\begin{gathered} \mathrm{t}_{\mathrm{CLK}}-5 \\ 3 \mathrm{t}_{\mathrm{CLK}}-40 \\ 0 \end{gathered}$ | $\begin{gathered} 1.5 \mathrm{t}_{\text {LLK }}-5 \\ 0.5 \mathrm{t}_{\mathrm{CLK}}-7 \\ 0.5 \mathrm{t}_{\mathrm{CLK}} \\ 0.5 \mathrm{t}_{\mathrm{CLK}} \\ 2 \mathrm{t}_{\mathrm{CLK}}-5 \\ -5 \end{gathered}$ | $\begin{gathered} 2.5 \mathrm{t}_{\mathrm{CLK}}-25 \\ 2 \mathrm{t}_{\mathrm{CLK}}-30 \\ \mathrm{t}_{\mathrm{CLK}} \\ 3 \mathrm{t}_{\mathrm{CLK}}-25 \\ 0 \end{gathered}$ |  |
| Data Memory <br> $t_{\text {RLRH }}$ <br> $t_{\text {WLWH }}$ <br> $t_{\text {RLDV }}$ <br> $t_{\text {RHDX }}$ <br> $t_{\text {RHDZ }}$ <br> tLLDV <br> $t_{\text {AVDV }}$ <br> tLLWL <br> $\mathrm{t}_{\mathrm{AVWL}}$ <br> $t_{\text {QVwx }}$ <br> $t_{\text {WHQX }}$ <br> $t_{\text {RLAZ }}$ <br> $t_{\text {whLH }}$ | $\begin{gathered} \text { B } \\ \text { B } \\ \text { C } \\ \text { C } \\ \text { B } \\ \text { B } \\ \text { B } \\ \text { B } \\ \text { B } \\ \text { B } \\ \text { B } \\ \text { B } \\ \text { B } \\ \text { B, C } \\ \text { B, C } \\ \text { B, C } \\ \text { B, C } \\ \text { C } \\ \text { C } \\ \text { B } \\ \text { B, C } \\ \text { B, C } \end{gathered}$ | $\overline{\mathrm{RD}}$ Pulse Width $\left(\mathrm{t}_{\text {MCS }}=0\right)^{(4)}$ <br> $\overline{\mathrm{RD}}$ Pulse Width $\left(\mathrm{t}_{\text {MCS }}>0\right)^{(4)}$ <br> $\overline{\text { WR }}$ Pulse Width $\left(t_{\text {MCS }}=0\right)^{(4)}$ <br> Pulse Width $\left(\mathrm{t}_{\text {MCS }}>0\right)^{(4)}$ <br> $\overline{\mathrm{RD}}$ LOW to Valid Data $\operatorname{In}\left(\mathrm{t}_{\mathrm{MCS}}=0\right)^{(4)}$ <br> $\overline{\mathrm{RD}}$ LOW to Valid Data $\operatorname{In}\left(\mathrm{t}_{\text {MCS }}>0\right)^{(4)}$ <br> Data Hold After Read <br> Data Float After Read $\left.\left(t_{\text {MCS }}=0\right)\right)^{(4)}$ <br> Data Float After Read $\left(\mathrm{t}_{\text {MCS }}>0\right)^{(4)}$ <br> ALE LOW to Valid Data In $\left(\mathrm{t}_{\text {MCS }}=0\right)^{(4)}$ <br> ALE LOW to Valid Data In $\left(\mathrm{t}_{\mathrm{MCS}}>0\right)^{(4)}$ <br> Address to Valid Data In $\left(\mathrm{t}_{\text {MCS }}=0\right)^{(4)}$ <br> Address to Valid Data In $\left(\mathrm{t}_{\text {MCS }}>0\right)^{(4)}$ <br> ALE LOW to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}} \mathrm{LOW}\left(\mathrm{t}_{\text {MCS }}=0\right)^{(4)}$ <br> ALE LOW to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ LOW $\left(\mathrm{t}_{\text {MCS }}>0\right)^{(4)}$ <br> Address to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}} \mathrm{LOW}\left(\mathrm{t}_{\mathrm{MCS}}=0\right)^{(4)}$ <br> Address to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}} \mathrm{LOW}\left(\mathrm{t}_{\text {MCS }}>0\right)^{(4)}$ <br> Data Valid to $\overline{W R}$ Transition <br> Data Hold After WR <br> $\overline{\mathrm{RD}}$ LOW to Address Float <br> $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ HIGH to ALE HIGH $\left(\mathrm{t}_{\text {MCS }}=0\right)^{(4)}$ <br> $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ HIGH to ALE HIGH $\left(\mathrm{t}_{\text {MCS }}>0\right)^{(4)}$ | $\begin{gathered} 2 \mathrm{t}_{\text {CLK }}-5 \\ \mathrm{t}_{\text {MCS }}-5 \\ 2 \mathrm{t}_{\text {CLK }}-5 \\ \mathrm{t}_{\text {MCS }}-5 \end{gathered}$ $\begin{gathered} 0.5 \mathrm{t}_{\mathrm{CLK}}-5 \\ \mathrm{t}_{\mathrm{CLK}}-5 \\ \mathrm{t}_{\mathrm{CLK}}-5 \\ 2 \mathrm{t}_{\mathrm{CLK}}-5 \\ -8 \\ \mathrm{t}_{\mathrm{CLK}}-8 \\ -5 \\ \mathrm{t}_{\mathrm{CLK}}-5 \end{gathered}$ | $\begin{gathered} 2 \mathrm{t}_{\text {CLK }}-40 \\ \mathrm{t}_{\text {MCS }}-40 \end{gathered}$ $\begin{gathered} \mathrm{t}_{\mathrm{CLK}} \\ 2 \mathrm{t}_{\mathrm{CLK}} \\ 2.5 \mathrm{t}_{\mathrm{CLK}}-40 \\ \mathrm{t}_{\mathrm{CLK}}+\mathrm{t}_{\mathrm{MCS}}-40 \\ 3 \mathrm{t}_{\mathrm{CLK}}-40 \\ 1.5 \mathrm{t}_{\mathrm{CLK}}+\mathrm{t}_{\text {MCS }}-40 \\ 0.5 \mathrm{t}_{\mathrm{CLK}}+5 \\ \mathrm{t}_{\mathrm{CLK}}+5 \end{gathered}$ $-0.5 t_{\text {CLK }}-5$ $\mathrm{t}_{\mathrm{CLK}}+5$ | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CLK}}-5 \\ \mathrm{t}_{\mathrm{MCS}}-5 \\ 2 \mathrm{t}_{\mathrm{CLK}}-5 \\ \mathrm{t}_{\mathrm{MCS}}-5 \end{gathered}$ $0.5 t_{\text {CLK }}-5$ $\mathrm{t}_{\text {CLK }}-5$ $\mathrm{t}_{\mathrm{CLK}}-5$ $2 \mathrm{t}_{\text {CLK }}-5$ $-5$ $\mathrm{t}_{\mathrm{CLK}}-5$ $\begin{gathered} -5 \\ \mathrm{t}_{\mathrm{CLK}}-5 \end{gathered}$ | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CLK}}-30 \\ \mathrm{t}_{\mathrm{MCS}}-30 \\ \\ \mathrm{t}_{\mathrm{CLK}} \\ 2 \mathrm{t}_{\mathrm{CLK}} \\ 2.5 \mathrm{t}_{\mathrm{CLK}}-25 \\ \mathrm{t}_{\mathrm{CLK}}+\mathrm{t}_{\mathrm{MCS}}-25 \\ 3 \mathrm{t}_{\mathrm{CLK}}-25 \\ 1.5 \mathrm{t}_{\mathrm{CLK}}+\mathrm{t}_{\text {MCS }}-25 \\ 0.5 \mathrm{t}_{\text {CLK }}+5 \\ \mathrm{t}_{\text {CLK }}+5 \\ \\ \\ \\ \\ -0.5 \mathrm{t}_{\mathrm{CLK}}-5 \\ 5 \\ \mathrm{t}_{\mathrm{CLK}}+5 \end{gathered}$ |  |
| External Clock <br> $t_{\text {HIGH }}$ <br> tow <br> $t_{R}$ <br> $t_{F}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | HIGH Time ${ }^{(5)}$ <br> LOW Time ${ }^{(5)}$ <br> Rise Time ${ }^{(5)}$ <br> Fall Time ${ }^{(5)}$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |  |

NOTES: (1) Parameters are valid over operating temperature range, unless otherwise specified. (2) Load capacitance for Port $0, \mathrm{ALE}$, and $\overline{\text { PSEN }}=100 \mathrm{pF}$, load capacitance for all other outputs $=80 \mathrm{pF}$. (3) $\mathrm{t}_{\mathrm{CLK}}=1 / \mathrm{f}_{\mathrm{OSC}}=$ one oscillator clock period for clock divider $=1$. (4) $\mathrm{t}_{\mathrm{MCS}}$ is a time period related to the Stretch MOVX selection. The following table shows the value of $t_{\text {MCS }}$ for each stretch selection. (5) These values are characterized but not $100 \%$ production tested.

| MD2 | MD1 | MDO | MOVX DURATION | $\mathbf{t}_{\text {MCS }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 2 Machine Cycles | 0 |
| 0 | 0 | 1 | 3 Machine Cycles (default) | $4 \mathrm{t}_{\text {CLK }}$ |
| 0 | 1 | 0 | 4 Machine Cycles | $8 \mathrm{t}_{\text {CLK }}$ |
| 0 | 1 | 1 | 5 Machine Cycles | $12 \mathrm{t}_{\mathrm{CLK}}$ |
| 1 | 0 | 0 | 6 Machine Cycles | $16 \mathrm{t}_{\text {CLK }}$ |
| 1 | 0 | 1 | 7 Machine Cycles | $20 \mathrm{t}_{\text {CLK }}$ |
| 1 | 1 | 0 | 8 Machine Cycles | $24 \mathrm{t}_{\mathrm{CLK}}$ |
| 1 | 1 | 1 | 9 Machine Cycles | $28 \mathrm{t}_{\text {CLK }}$ |

## EXPLANATION OF THE AC SYMBOLS

Each Timing Symbol has five characters. The first character is always ' t ' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designators are

| A-Address | $\mathrm{R}-\overline{\mathrm{RD}}$ Signal |
| :---: | :---: |
| C-Clock | t-Time |
| D-Input Data | V-Valid |
| H-Logic Level HIGH | W- $\overline{W R}$ Signal |
| I-Instruction (program memory contents) | X-No Longer a Valid Logic Level |
| L-Logic Level LOW, or ALE | Z-Float |
| $\mathrm{P}-\overline{\text { PSEN }}$ | Examples: (1) $t_{\text {AVLL }}=$ Time for address valid to ALE LOW. (2) $\mathrm{t}_{\text {LLPL }}=$ Time for |
| Q-Output Data | ALE LOW to PSEN LOW. |

R- $\overline{\mathrm{RD}}$ Signal
t-Time

W-WR Signal
X No Longer a Valid Logic Level

Examples: (1) $\mathrm{t}_{\mathrm{AVLL}}=$ Time for address valid to ALE LOW. (2) $\mathrm{t}_{\mathrm{LLPL}}=$ Time for ALE LOW to PSEN LOW


FIGURE A. External Program Memory Read Cycle.


FIGURE B. External Data Memory Read Cycle.


FIGURE C. External Data Memory Write Cycle.


FIGURE D. External Clock Drive CLK.

## RESET AND POWER-ON TIMING



FIGURE E. Reset Timing.


FIGURE F. Parallel Flash Programming Power-On Timing ( $\overline{\mathrm{EA}}$ is ignored).


FIGURE G. Serial Flash Programming Power-On Timing ( $\overline{\mathrm{EA}}$ is ignored).

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RW }}$ | RST width | 2 tosc | - | ns |
| $t_{\text {RRD }}$ | RST rise to $\overline{\text { PSEN }}$ ALE internal pull high | - | 5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {RFD }}$ | RST falling to $\overline{\text { PSEN }}$ and ALE start | - | $\left(2^{17}+512\right) t_{\text {OSC }}$ | ns |
| $t_{\text {RS }}$ | Input signal to RST falling setup time | $\mathrm{t}_{\text {osc }}$ | - | ns |
| $t_{\text {RH }}$ | RST falling to input signal hold time | $\left(2^{17}+512\right) \mathrm{t}_{\mathrm{OSC}}$ | - | ns |



## PIN DESCRIPTIONS

| PIN \# | NAME | DESCRIPTION |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 | XOUT | The crystal oscillator pin XOUT supports parallel resonant AT cut crystals and ceramic resonators. XOUT serves as the output of the crystal amplifier. |  |  |
| 2 | XIN | The crystal oscillator pin XIN supports parallel resonant AT cut crystals and ceramic resonators. XIN can also be an input if there is an external clock source instead of a crystal. |  |  |
| 3-10 | P3.0-P3.7 | Port 3 is a bidirectional I/O port. The alternate functions for Port 3 are listed below. Port 3—Alternate Functions: |  |  |
|  |  | PORT | ALTERNATE | MODE |
|  |  | P3.0 | RxD0 | Serial Port 0 Input |
|  |  | P3.1 | TxD0 | Serial Port 0 Output |
|  |  | P3.2 | $\overline{\text { INTO }}$ | External Interrupt 0 |
|  |  | P3.3 | $\overline{\text { INT1/TONE/PWM }}$ | External Interrupt 1/TONE/PWM Output |
|  |  | P3.4 | T0 | Timer 0 External Input |
|  |  | P3.5 | T1 | Timer 1 External Input |
|  |  | P3.6 | $\overline{\mathrm{WR}}$ | External Data Memory Write Strobe |
|  |  | P3.7 | $\overline{\mathrm{RD}}$ | External Data Memory Read Strobe |
| 11, 14, 15, 42, 58 | DV ${ }_{\text {D }}$ | Digital Power Supply |  |  |
| 12, 41, 57 | DGND | Digital Ground |  |  |
| 13 | RST | A HIGH on the reset input for two tosc periods will reset the device. |  |  |
| 16 | RDAC0 | RDACO Output |  |  |
| 17 | VDAC0 | VDACO Output |  |  |
| 27 | AGND | Analog Ground |  |  |
| 18 | IDACO/AINO | IDAC0 Output/Analog Input Channel 0 |  |  |
| 19 | IDAC1/AIN1 | IDAC1 Output/Analog Input Channel 1 |  |  |

PIN DESCRIPTIONS (Cont.)


## TYPICAL CHARACTERISTICS

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}$, Bipolar, Buffer On, and $\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified. For $V_{D A C}, V_{R E F}=A V_{D D}, R_{\text {LOAD }}=10 \mathrm{k} \Omega$, and $C_{\text {LOAD }}=200 \mathrm{pF}$, unless otherwise noted.







## TYPICAL CHARACTERISTICS (Cont.)

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}$, Bipolar, Buffer On, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-($ REF $\mathrm{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified. For $V_{D A C}, V_{R E F}=A V_{D D}, R_{\text {LOAD }}=10 k \Omega$, and $C_{\text {LOAD }}=200 p F$, unless otherwise noted.







## TYPICAL CHARACTERISTICS (Cont.)

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}$, Bipolar, Buffer On, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-($ REF $\operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified For $V_{D A C}, V_{\text {REF }}=A V_{D D}, R_{\text {LOAD }}=10 \mathrm{k} \Omega$, and $C_{\text {LOAD }}=200 \mathrm{pF}$, unless otherwise noted.







## TYPICAL CHARACTERISTICS (Cont.)

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}$, Bipolar, Buffer On, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified. For $V_{D A C}, V_{\text {REF }}=A V_{D D}, R_{\text {LOAD }}=10 \mathrm{k} \Omega$, and $C_{\text {LOAD }}=200 \mathrm{pF}$, unless otherwise noted.







## TYPICAL CHARACTERISTICS (Cont.)

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}$, Bipolar, Buffer On, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified. For $V_{D A C}, V_{R E F}=A V_{D D}, R_{\text {LOAD }}=10 \mathrm{k} \Omega$, and $C_{\text {LOAD }}=200 \mathrm{pF}$, unless otherwise noted.







## TYPICAL CHARACTERISTICS (Cont.)

$A V_{D D}=+5 \mathrm{~V}, \mathrm{DV} \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}$, Bipolar, Buffer On, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified. For $\mathrm{V}_{\mathrm{DAC}}, \mathrm{V}_{\text {REF }}=A \mathrm{~V}_{\mathrm{DD}}, \mathrm{R}_{\text {LOAD }}=10 \mathrm{k} \Omega$, and $\mathrm{C}_{\text {LOAD }}=200 \mathrm{pF}$, unless otherwise noted.

FULL-SCALE SETTLING TIME




Time ( $1 \mu \mathrm{~s} / \mathrm{div}$ )

## DESCRIPTION

The MSC1211Yx is a completely integrated family of mixedsignal devices incorporating a high-resolution delta-sigma ADC, quad 16-bit DACs, 8-channel multiplexer, burnout detect current sources, selectable buffered input, offset DAC (Digital-to-Analog Converter), Programmable Gain Amplifier (PGA), temperature sensor, voltage reference, 8-bit microcontroller, Flash Program Memory, Flash Data Memory, and Data SRAM, as shown in Figure 1.
On-chip peripherals include an additional 32-bit accumulator, an SPI compatible serial port with FIFO, ${ }^{2} \mathrm{C}$, dual UARTs, multiple digital input/output ports, watchdog timer, low-voltage detect, on-chip power-on reset, 16-bit PWM, breakpoints, brownout reset, three timer/counters, and a system clock divider.
The device accepts low-level differential or single-ended signals directly from a transducer. The ADC provides 24 bits of resolution and 24 bits of no-missing-code performance using a sinc ${ }^{3}$ filter with a programmable sample rate. The ADC also has a selectable filter that allows for high-resolution single-cycle conversion.
The microcontroller core is 8051 instruction set compatible. The microcontroller core is an optimized 8051 core which executes up to three times faster than the standard 8051 core, given the same clock source. That makes it possible to run the device at a lower external clock frequency and achieve the same performance at lower power than the standard 8051 core.

The MSC1211Yx allows the user to uniquely configure the Flash and SRAM memory maps to meet the needs of their application. The Flash is programmable down to 2.7 V using both serial and parallel programming methods. The Flash endurance is 100k Erase/Write cycles. In addition, 1280 bytes of RAM are incorporated on-chip.

The part has separate analog and digital supplies, which can be independently powered from 2.7 V to +5.5 V . At +3 V operation, the power dissipation for the part is typically less than 4 mW . The MSC1211Yx is packaged in a TQFP-64 package.
The MSC1211Yx is designed for high-resolution measurement applications in smart transmitters, industrial process control, weigh scales, chromatography, and portable instrumentation.

## ENHANCED 8051 CORE

All instructions in the MSC1211 family perform exactly the same functions as they would in a standard 8051. The effect on bits, flags, and registers is the same. However, the timing is different. The MSC1211 family utilizes an efficient 8051 core which results in an improved instruction execution speed of between 1.5 and 3 times faster than the original core for the same external clock speed ( 4 clock cycles per instruction versus 12 clock cycles per instruction, as shown in Figure 2). This translates into an effective throughput improvement of more than 2.5 times, using the same code and same external clock speed. Therefore, a device frequency of 30 MHz for the MSC1211Yx actually performs at an


FIGURE 1. Block Diagram.


FIGURE 2. Instruction Cycle Timing.
equivalent execution speed of 75 MHz compared to the standard 8051 core. This allows the user to run the device at slower external clock speeds which reduces system noise and power consumption, but provides greater throughput. This performance difference can be seen in Figure 3. The timing of software loops will be faster with the MSC1211. However, the timer/counter operation of the MSC1211 may be maintained at 12 clocks per increment or optionally run at 4 clocks per increment.


FIGURE 3. Comparison of MSC1211 Timing to Standard 8051 Timing.

The MSC1211 also provides dual data pointers (DPTRs) to speed block Data Memory moves.
Additionally, it can stretch the number of memory cycles to access external Data Memory from between two and nine instruction cycles in order to accommodate different speeds of memory or devices, as shown in Table I. The MSC1211 provides an external memory interface with a 16-bit address bus (P0 and P2). The 16-bit address bus makes it necessary to multiplex the low address byte through the P0 port. To enhance P0 and P2 for high-speed memory access, hardware configuration control is provided to configure the ports for external memory/peripheral interface or general-purpose I/O.

| $\begin{aligned} & \hline \text { CKCON } \\ & \left(8 \mathrm{E}_{\mathrm{H}}\right) \\ & \text { MD2:MDO } \end{aligned}$ | INSTRUCTION CYCLES (for MOVX) | $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ STROBE WIDTH (SYS CLKs) | $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ STROBE WIDTH ( $\mu \mathrm{s}$ ) AT 12 MHz |
| :---: | :---: | :---: | :---: |
| 000 | 2 | 2 | 0.167 |
| 001 | 3 (default) | 4 | 0.333 |
| 010 | 4 | 8 | 0.667 |
| 011 | 5 | 12 | 1.000 |
| 100 | 6 | 16 | 1.333 |
| 101 | 7 | 20 | 1.667 |
| 110 | 8 | 24 | 2.000 |
| 111 | 9 | 28 | 2.333 |

TABLE I. Memory Cycle Stretching. Stretching of MOVX timing as defined by MD2, MD1, and MD0 bits in CKCON register (address $8 \mathrm{E}_{\mathrm{H}}$ ).

Furthermore, improvements were made to peripheral features that offload processing from the core, and the user, to further improve efficiency. For instance, the SPI interface uses a FIFO, which allows the SPI interface to transmit and receive data with minimum overhead needed from the core. Also, a 32-bit accumulator was added to significantly reduce the processing overhead for the multiple byte data from the ADC or other sources. This allows for 24 -bit addition and shifting to be accomplished in a few instruction cycles, compared to hundreds of instruction cycles through software implementation.

## Family Device Compatibility

The hardware functionality and pin configuration across the MSC1211 family is fully compatible. To the user the only difference between family members is the memory configuration. This makes migration between family members simple. Code written for the MSC1211Y2 can be executed directly on an MSC1211Y3, MSC1211Y4, or MSC1211Y5. This gives the user the ability to add or subtract software functions and to freely migrate between family members. Thus, the MSC1211 can become a standard device used across several application platforms.

## Family Development Tools

The MSC1211 is fully compatible with the standard 8051 instruction set. This means that the user can develop software for the MSC1211 with their existing 8051 development tools. Additionally, a complete, integrated development environment is provided with each demo board, and third-party developers also provide support.

## Power Down Modes

The MSC1211 can power several of the peripherals and put the CPU into IDLE. This is accomplished by shutting off the clocks to those sections, as shown in Figure 4.


FIGURE 4. MSC1211 Timing Chain and Clock Control.

## OVERVIEW

## INPUT MULTIPLEXER

The input multiplexer provides for any combination of differential inputs to be selected as the input channel, as shown in Figure 5. If AIN0 is selected as the positive differential input channel, any other channel can be selected as the negative differential input channel. With this method, it is possible to have up to eight fully differential input channels. It is also possible to switch the polarity of the differential input pair to negate any offset voltages.


FIGURE 5. Input Multiplexer Configuration.

In addition, current sources are supplied that will source or sink current to detect open or short circuits on the pins.

## TEMPERATURE SENSOR

On-chip diodes provide temperature sensing capability. When the configuration register for the input MUX is set to all 1s, the diodes are connected to the input of the ADC. All other channels are open.

## BURNOUT DETECT

When the Burnout Detect (BOD) bit is set in the ADC control configuration register (ADCONO $\mathrm{DC}_{\mathrm{H}}$ ), two current sources are enabled. The current source on the positive input channel sources approximately $2 \mu \mathrm{~A}$ of current. The current source on the negative input channel sinks approximately $2 \mu \mathrm{~A}$. This allows for the detection of an open circuit (full-scale reading) or short circuit (small differential reading) on the selected input differential pair.

## INPUT BUFFER

The analog input impedance is always high, regardless of PGA setting (when the buffer is enabled). With the buffer enabled, the input voltage range is reduced and the analog power-supply current is higher. If the limitation of input voltage range is acceptable, then the buffer is always preferred.
The input impedance of the MSC1211 without the buffer is $5 \mathrm{M} \Omega / \mathrm{PGA}$. The buffer is controlled by the state of the BUF bit in the ADC control register (ADCONO DC ${ }_{H}$ ).

## ANALOG INPUT

When the buffer is not selected, the input impedance of the analog input changes with ACLK clock frequency (ACLK $\mathrm{F} 6_{\mathrm{H}}$ ) and gain (PGA). The relationship is:

$$
\mathrm{A}_{\mathrm{IN}} \text { Impedance }(\Omega)=\left(\frac{1 \mathrm{MHz}}{\text { ACLK Frequency }}\right) \cdot\left(\frac{5 \mathrm{M} \Omega}{\mathrm{PGA}}\right)
$$

where ACLK frequency $=\mathrm{f}_{\mathrm{CLK}} /(\operatorname{ACLK}+1)$.
Figure 6 shows the basic input structure of the MSC1211. The sampling frequency varies according to the PGA settings, as shown in Table II.


FIGURE 6. Analog Input Structure.

| PGA | FULL-SCALE RANGE | SAMPLING FREQUENCY |
| :---: | :---: | :---: |
| 1 | $\pm \mathrm{V}_{\text {REF }}$ | $\mathrm{f}_{\text {SAMP }}$ |
| 2 | $\pm \mathrm{V}_{\text {REF }} / 2$ | $\mathrm{f}_{\text {SAMP }}$ |
| 4 | $\pm \mathrm{V}_{\text {REF }} / 4$ | $\mathrm{f}_{\text {SAMP }}$ |
| 8 | $\pm \mathrm{V}_{\text {REF }} / 8$ | $\mathrm{f}_{\text {SAMP }} \cdot 2$ |
| 16 | $\pm \mathrm{V}_{\text {REF }} / 16$ | $\mathrm{f}_{\text {SAMP }} \cdot 4$ |
| 32 | $\pm \mathrm{V}_{\text {REF }} / 32$ | $\mathrm{f}_{\text {SAMP }} \cdot 8$ |
| 64 | $\pm \mathrm{V}_{\text {REF }} / 64$ | $\mathrm{f}_{\text {SAMP }} \cdot 16$ |
| 128 | $\pm \mathrm{V}_{\text {REF }} / 128$ | $\mathrm{f}_{\text {SAMP }} \cdot 16$ |
| NOTE: $\mathrm{f}_{\text {SAMP }}=$ ACLK frequency/64. |  |  |

TABLE II. Sampling Frequency Versus PGA Setting.

## PGA

The PGA can be set to gains of $1,2,4,8,16,32,64$, or 128. Using the PGA can actually improve the effective resolution of the ADC. For instance, with a PGA of 1 on a $\pm 2.5 \mathrm{~V}$ fullscale range, the ADC can resolve to $1.5 \mu \mathrm{~V}$. With a PGA of 128 on a $\pm 19 \mathrm{mV}$ full-scale range, the ADC can resolve to 75 nV . With a PGA of 1 on a $\pm 2.5 \mathrm{~V}$ full-scale range, it would require a 26 -bit ADC to resolve 75 nV , as shown in Table III.

| PGA <br> SETTING | FULL-SCALE <br> RANGE <br> (V) | RNOB <br> AT 10Hz | RMS <br> RESOLUTION <br> (nV) | EQUIVALENT <br> ENOB AT PGA = 1 <br> (5V RANGE) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\pm 2.5 \mathrm{~V}$ | 21.7 | 1468 | 21.7 |
| 2 | $\pm 1.25$ | 21.5 | 843 | 22.5 |
| 4 | $\pm 0.625$ | 21.4 | 452 | 23.4 |
| 8 | $\pm 0.313$ | 21.2 | 259 | 24.2 |
| 16 | $\pm 0.156$ | 20.8 | 171 | 24.8 |
| 32 | $\pm 0.0781$ | 20.4 | 113 | 25.4 |
| 64 | $\pm 0.039$ | 20 | 74.5 | 26 |
| 128 | $\pm 0.019$ | 19 | 74.5 | 26 |

TABLE III. ENOB Versus PGA.

## OFFSET DAC

The analog input to the PGA can be offset by up to half the full-scale input range of the PGA by using the ODAC register (SFR E6 $\mathrm{H}_{\mathrm{H}}$ ). The ODAC (Offset DAC) register is an 8-bit value; the MSB is the sign and the seven LSBs provide the magnitude of the offset. Since the ODAC introduces an analog (instead of digital) offset to the PGA, using the ODAC does not reduce the performance of the ADC.

## MODULATOR

The modulator is a single-loop 2nd-order system. The modulator runs at a clock speed ( $\mathrm{f}_{\text {MOD }}$ ) that is derived from the CLK using the value in the Analog Clock register (ACLK). The data output rate is:

$$
\text { Data Rate }=\mathrm{f}_{\mathrm{MOD}} / \text { Decimation Ratio }
$$

where $\mathrm{f}_{\text {MOD }}=\mathrm{f}_{\text {CLK }} /($ ACLK +1$) / 64$

## CALIBRATION

The offset and gain errors in the MSC1211, or the complete system, can be reduced with calibration. Calibration is controlled through the ADCON1 register (SFR $\mathrm{DD}_{\mathrm{H}}$ ), bits CAL2:CALO. Each calibration process takes seven tDATA periods (data conversion time) to complete. Therefore, it takes $14 t_{\text {DATA }}$ periods to complete both an offset and gain calibration.
For system calibration, the appropriate signal must be applied to the inputs. The system offset command requires a "zero" differential input signal. It then computes an offset that will nullify offset in the system. The system gain command
requires a positive "full-scale" differential input signal. It then computes a value to nullify gain errors in the system. Each of these calibrations will take seven $t_{\text {DATA }}$ periods to complete.
Calibration should be performed after power on, a change in temperature, decimation ratio, buffer, or a change of the PGA. Calibration will remove the effects of the Offset DAC, therefore, changes to the Offset DAC register must be done after calibration.

At the completion of calibration, the ADC Interrupt bit goes HIGH which indicates the calibration is finished and valid data is available.

## DIGITAL FILTER

The Digital Filter can use either the Fast Settling, sinc², or $\operatorname{sinc}^{3}$ filter, as shown in Figure 7. In addition, the Auto mode changes the sinc filter after the input channel or PGA is changed. When switching to a new channel, it will use the Fast Settling filter, for the next two conversions the first of which should be discarded. It will then use the $\operatorname{sinc}^{2}$ followed by the $\sin c^{3}$ filter to improve noise performance. This combines the low-noise advantage of the sinc $^{3}$ filter with the quick response of the Fast Settling Time filter. The frequency response of each filter is shown in Figure 8.


FIGURE 7. Filter Step Responses.


FIGURE 8. Filter Frequency Responses.

## VOLTAGE REFERENCE

The voltage reference used for the MSC1211 can either be internal or external. The power-up configuration for the voltage reference is 2.5 V internal. The selection for the voltage reference is made through the ADCONO register (SFR DC $H_{H}$ ).
The internal voltage reference is selectable as either 1.25 V $\left(\mathrm{AV}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to 5.25 V$)$ or $2.5 \mathrm{~V}(\mathrm{AV} \mathrm{DD}=4.5 \mathrm{~V}$ to 5.25 V$)$. If the internal $\mathrm{V}_{\text {REF }}$ is not used, it should be turned off to reduce noise and power consumption. The $\mathrm{V}_{\text {REFOUT }}$ pin should have a $0.1 \mu \mathrm{~F}$ capacitor to AGND.
The external voltage reference is differential and is represented by the voltage difference between the pins: REF IN+ and REF IN -. The absolute voltage on either pin (REF IN+ and REF IN) can range from $A G N D$ to $A V_{D D}$, however, the differential voltage must not exceed 2.6 V . The differential voltage reference provides easy means of performing ratiometric measurement.

## DAC

The architecture consists of a string DAC followed by an output buffer amplifier. Figure 9 shows a block diagram of the DAC architecture.


FIGURE 9. DAC Architecture.

The input coding to the DAC is straight binary, so the ideal output voltage is given by:

$$
\mathrm{VDAC}=\mathrm{V}_{\mathrm{REF}} \bullet \frac{\mathrm{D}}{65536}
$$

where $D=$ decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 65535.

## RESISTOR STRING

The DAC selects the voltage from a string of resistors from the reference to AGND. It is essentially a string of resistors, each of value R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. It is ensured monotonic because it is a string of resistors.

## OUTPUT AMPLIFIER

The output buffer amplifier is capable of generating rail-to-rail voltages on its output which gives an output range of AGND to $A V_{D D}$. It is capable of driving a load of $2 k \Omega$ in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in the typical curves. The slew rate is $1 \mathrm{~V} / \mu \mathrm{s}$ with a full-scale settling time of $8 \mu \mathrm{~s}$ with the output unloaded.

## DAC REFERENCE

Each DAC can be selected to use the internal REFOUT/REF IN+ voltage or the supply voltage $A V_{D D}$ as the reference for the $D A C$. The full range of the voltage DAC is limited according to Table IV. The full range of the current DAC is limited according to Table V.

| DAC REFERENCE | $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}$ | $\mathrm{AV}_{\mathrm{DD}}=3 \mathrm{~V}$ | $\mathrm{AV}_{\mathrm{DD}}<3.0 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: |
| DACREF $=A V_{\text {DD }}$ | Full Range | Full Range | Not Recommended |
| DACREF $=2.5 \mathrm{~V}$ | Full Range | Not Recommended | Not Recommended |
| DACREF $=1.25 \mathrm{~V}$ | Full Range | Full Range | Not Recommended |

TABLE IV. Voltage DAC Code Range.

| DAC REFERENCE | $\mathbf{A V}_{\mathrm{DD}}=\mathbf{5 V}$ | $\mathbf{A} \mathbf{V}_{\mathrm{DD}}=\mathbf{3 V}$ | $\mathbf{A V} \mathbf{V D}_{\mathbf{D D}}<\mathbf{3 . 0 V}$ |
| :--- | :---: | :---: | :---: |
| DACREF $^{2}=\mathrm{AV}$ | $0000-7 F F F_{\mathrm{H}}$ | $0000-3 F F F_{\mathrm{H}}$ | Not Recommended |
| DACREF $=2.5 \mathrm{~V}$ | Full Range | Not Recommended | Not Recommended |
| DACREF $=1.25 \mathrm{~V}$ | Full Range | Full Range | Not Recommended |

TABLE V. Current DAC Code Range.

## DAC LOADING

The DAC can be selected to be turned off with a $1 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$, or open circuit on the DAC outputs.

## BIPOLAR OPERATION USING THE DAC

The DAC can be used for a bipolar output range, as shown in Figure 10. The circuit shown will give an output voltage range of $\pm \mathrm{V}_{\mathrm{REF}}$. Rail-to-rail operation at the amplifier output is achievable using an OPA703 as the output amplifier.


The output voltage for any input code can be calculated as follows:

$$
\mathrm{V}_{\mathrm{O}}=\left[\mathrm{DAC}_{\mathrm{REF}} \cdot\left(\frac{\mathrm{D}}{65536}\right) \cdot\left(\frac{\mathrm{R}_{1}+\mathrm{R}_{2}}{\mathrm{R}_{1}}\right)-\mathrm{DAC}_{\mathrm{REF}} \cdot\left(\frac{\mathrm{R}_{2}}{\mathrm{R}_{1}}\right)\right]
$$

where D represents the input code in decimal (0-65535).
With $D_{A C}$ REF $=5 \mathrm{~V}, R_{1}=R_{2}=10 \mathrm{k} \Omega$ :

$$
\mathrm{V}_{\mathrm{O}}=\left(\frac{10 \cdot \mathrm{D}}{65536}\right)-5 \mathrm{~V}
$$

This is an output voltage range of $\pm 5 \mathrm{~V}$ with $0000_{\mathrm{H}}$ corresponding to a -5 V output and $\mathrm{FFFF}_{\mathrm{H}}$ corresponding to a +5 V output. Similarly, using $\mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V}$, a $\pm 2.5 \mathrm{~V}$ output voltage can be achieved.

## IDAC

The compliance specification of the IDAC output defines the maximum output voltage to achieve the expected current. Refer to Figure 9 for the IDAC structure and to Table V for the DAC reference selection and code range.

## POWER-UP-SUPPLY VOLTAGE RAMP RATE

The built-in (on-chip) power-on reset circuitry was designed to accommodate analog or digital supply ramp rates as slow as $1 \mathrm{~V} / 10 \mathrm{~ms}$. To ensure proper operation, the power supply should ramp monotonically at the specified rate. If BOR is enabled, the ramp rate can be slower.

## MEMORY MAP

The MSC1211 contains on-chip SFR, Flash Memory, Scratchpad RAM Memory, Boot ROM, and SRAM. The SFR registers are primarily used for control and status. The standard 8051 features and additional peripheral features of the MSC1211 are controlled through the SFR. Reading from undefined SFR will return zero and writing to undefined SFR registers is not recommended and will have indeterminate effects.
Flash Memory is used for both Program Memory and Data Memory. The user has the ability to select the partition size of Program and Data Memories. The partition size is set through hardware configuration bits, which are programmed through either the parallel or serial programming methods. Both Program and Data Flash Memories are erasable and writable (programmable) in user application mode. However, only program execution can occur from Program Memory. As an added precaution, a lock feature can be activated through the hardware configuration bits, which disables erase and writes to 4 kB of Program Flash Memory or the entire Program Flash Memory in user application mode.
The MSC1211 includes 1kB of SRAM on-chip. SRAM starts at address 0 and is accessed through the MOVX instruction. This SRAM can also be located to start at $8400_{\mathrm{H}}$ and can be accessed as both Program and Data Memory.

FIGURE 10. Bipolar Operation with the DAC.

## FLASH MEMORY

The MSC1211 uses a memory addressing scheme that separates Program Memory (FLASH/ROM) from Data Memory (FLASH/RAM). Each area is 64 kB beginning at address $0000_{\mathrm{H}}$ and ending at $\mathrm{FFFF}_{\mathrm{H}}$, as shown in Figure 11. The program and data segments can overlap since they are accessed in different ways. Program Memory is fetched by the microcontroller automatically. There is one instruction (MOVC) that is used to explicitly read the program area. This is commonly used to read lookup tables. The Data Memory area is accessed explicitly using the MOVX instruction. This instruction provides multiple ways of specifying the target address. It is used to access the 64 kB of Data Memory. The address and data range of devices with on-chip Program and Data Memory overlap the 64 kB memory space. When on-chip memory is enabled, accessing memory in the on-chip range will cause the device to access internal memory. Memory accesses beyond the internal range will be addressed externally via Ports 0 and 2 .


FIGURE 11. Memory Map.
The MSC1211 has two Hardware Configuration registers (HCR0 and HCR1) that are programmable only during Flash Memory Programming mode.

The MSC1211 allows the user to partition the Flash Memory between Program Memory and Data Memory. For instance, the MSC1211Y5 contains 32kB of Flash Memory on-chip. Through the HW configuration registers, the user can define the partition between Program Memory (PM) and Data Memory (DM), as shown in Tables VI and VII. The MSC1211 family offers four memory configurations.

| HCR0 | MSC1211Y2 |  | MSC1211Y3 |  | MSC1211Y4 |  | MSC1211Y5 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DFSEL | PM | DM | PM | DM | PM | DM | PM | DM |
| 000 | 0 kB | 4 kB | 0 kB | 8 kB | 0 kB | 16 kB | 0 kB | 32 kB |
| 001 | 0 kB | 4 kB | 0 kB | 8 kB | 0 kB | 16 kB | 0 kB | 32 kB |
| 010 | 0 kB | 4 kB | 0 kB | 8 kB | 0 kB | 16 kB | 16 kB | 16 kB |
| 011 | 0 kB | 4 kB | 0 kB | 8 kB | 8 kB | 8 kB | 24 kB | 8 kB |
| 100 | 0 kB | 4 kB | 4 kB | 4 kB | 12 kB | 4 kB | 28 kB | 4 kB |
| 101 | 2kB | 2 kB | 6 kB | 2 kB | 14 kB | 2 kB | 30 kB | 2 kB |
| 110 | 3 kB | 1 kB | 7 kB | 1 kB | 15 kB | 1 kB | 31 kB | 1 kB |
| 111 (default) | 4 kB | 0 kB | 8 kB | 0 kB | 16 kB | 0 kB | 32 kB | 0 kB |

NOTE: When a 0 kB program memory configuration is selected program execution is external.

TABLE VI. MSC1211Y Flash Partitioning.

| HCRO | MSC1211Y2 |  | MSC1211Y3 |  | MSC1211Y4 |  | MSC1211Y5 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DFSEL | PM | DM | PM | DM | PM | DM | PM | DM |
| 000 | 0000 | $\begin{aligned} & 0400- \\ & 13 F F \end{aligned}$ | 0000 | $\begin{aligned} & \text { 0400- } \\ & 23 F F \end{aligned}$ | 0000 | $\begin{aligned} & 0400- \\ & 43 F F \end{aligned}$ | 0000 | $\begin{aligned} & \text { 0400- } \\ & 83 F F \end{aligned}$ |
| 001 | 0000 | $\begin{aligned} & 0400- \\ & 13 F F \end{aligned}$ | 0000 | $\begin{aligned} & \text { 0400- } \\ & \text { 23FF } \end{aligned}$ | 0000 | $\begin{aligned} & 0400- \\ & 43 F F \end{aligned}$ | 0000 | $\begin{aligned} & 0400- \\ & 83 F F \end{aligned}$ |
| 010 | 0000 | $\begin{aligned} & 0400 \\ & 13 F F \end{aligned}$ | 0000 | $\begin{aligned} & 0400 \\ & 23 F F \end{aligned}$ | 0000 | $\begin{aligned} & 0400 \\ & 43 F F \end{aligned}$ | $\begin{aligned} & 0000- \\ & 3 F F F \end{aligned}$ | $\begin{aligned} & 0400- \\ & 43 F F \end{aligned}$ |
| 011 | 0000 | $\begin{aligned} & 0400- \\ & 13 F F \end{aligned}$ | 0000 | $\begin{aligned} & \text { 0400- } \\ & 23 F F \end{aligned}$ | $\begin{aligned} & 0000- \\ & \text { 1FFF } \end{aligned}$ | $\begin{aligned} & \text { 0400- } \\ & \text { 23FF } \end{aligned}$ | $\begin{aligned} & 0000 \\ & 5 F F F \end{aligned}$ | $\begin{aligned} & 0400- \\ & 23 F F \end{aligned}$ |
| 100 | 0000 | $\begin{aligned} & 0400- \\ & 13 F F \end{aligned}$ | $\begin{aligned} & \hline 0000 \\ & \text { OFFF } \end{aligned}$ | $\begin{aligned} & 0400- \\ & 13 F F \end{aligned}$ | $\begin{aligned} & 0000- \\ & \text { 2FFF } \end{aligned}$ | $\begin{aligned} & 0400- \\ & \text { 13FF } \end{aligned}$ | $\begin{aligned} & \hline 0000- \\ & 6 F F F \end{aligned}$ | $\begin{aligned} & 0400- \\ & \text { 13FF } \end{aligned}$ |
| 101 | $\begin{aligned} & 0000- \\ & 07 \mathrm{FF} \end{aligned}$ | $\begin{aligned} & \text { 0400- } \\ & \text { OBFF } \end{aligned}$ | $\begin{aligned} & 0000 \\ & 17 \mathrm{FF} \end{aligned}$ | $\begin{aligned} & 0400- \\ & \text { OBFF } \end{aligned}$ | $\begin{aligned} & 0000- \\ & 37 \mathrm{FF} \end{aligned}$ | $\begin{aligned} & \text { 0400- } \\ & \text { OBFF } \end{aligned}$ | $\begin{aligned} & 0000- \\ & 77 \mathrm{FF} \end{aligned}$ | $\begin{aligned} & \text { 0400- } \\ & \text { OBFF } \end{aligned}$ |
| 110 | $\begin{aligned} & \text { 0000- } \\ & \text { OBFF } \end{aligned}$ | $\begin{aligned} & \text { 0400- } \\ & \text { 07FF } \end{aligned}$ | $\begin{aligned} & \hline 0000 \\ & \text { 1BFF } \end{aligned}$ | $\begin{aligned} & 0400- \\ & 07 \mathrm{FF} \end{aligned}$ | $\begin{aligned} & 0000- \\ & 3 \text { BFF } \end{aligned}$ | $\begin{aligned} & 0400- \\ & 07 \mathrm{FF} \end{aligned}$ | $\begin{aligned} & \text { 0000- } \\ & \text { 7BFF } \end{aligned}$ | $\begin{aligned} & 0400- \\ & 07 \mathrm{FF} \end{aligned}$ |
| 111 (default) | $\begin{aligned} & \text { 0000- } \\ & \text { OFFF } \end{aligned}$ | 0000 | $\begin{aligned} & \hline 0000- \\ & 1 \mathrm{FFF} \end{aligned}$ | 0000 | $\begin{aligned} & 0000- \\ & 3 F F F \end{aligned}$ | 0000 | $\begin{aligned} & 0000- \\ & 7 F F F \end{aligned}$ | 0000 |

NOTE: Program memory accesses above the highest listed address will access external program memory.

TABLE VII. Flash Memory Partitioning.

It is important to note that the Flash Memory is readable and writable (depending on the MXWS bit in the MWS SFR) by the user through the MOVX instruction when configured as either Program or Data Memory. This means that the user may partition the device for maximum Flash Program Memory size (no Flash Data Memory) and use Flash Program Memory as Flash Data Memory. This may lead to undesirable behavior if the PC points to an area of Flash Program Memory that is being used for data storage. Therefore, it is recommended to use Flash partitioning when Flash Memory is used for data storage. Flash partitioning prohibits execution of code from Data Flash Memory. Additionally, the Program Memory erase/ write can be disabled through hardware configuration bits (HCR0), while still providing access (read/write/erase) to Data Flash Memory.
The effect of memory mapping on Program and Data Memory is straightforward. The Program Memory is decreased in size from the top of internal Program Memory. Therefore, if the MSC1211Y5 is partitioned with 31 kB of Flash Program Memory and 1kB of Flash Data Memory, external Program Memory execution will begin at $7 \mathrm{COO}{ }_{\mathrm{H}}$ (versus $8000_{\mathrm{H}}$ for 32 kB ). The Flash Data Memory is added on top of the SRAM memory. Therefore, access to Data Memory (through MOVX) will access SRAM for addresses $0000_{\mathrm{H}}-03 \mathrm{FF}_{\mathrm{H}}$ and access Flash Memory for addresses $0400_{\mathrm{H}}-07 \mathrm{FF}_{\mathrm{H}}$.

## Data Memory

The MSC1211 can address 64kB of Data Memory. Scratchpad Memory provides 256 bytes in addition to the 64 kB of Data Memory. The MOVX instruction is used to access the Data SRAM Memory. This includes 1024 bytes of on-chip Data SRAM Memory. The data bus values do not appear on Port 0 (during data bus timing) for internal memory access.
The MSC1211 also has on-chip Flash Data Memory which is readable and writable (depending on Memory Write Select register) during normal operation (full $\mathrm{V}_{\mathrm{DD}}$ range). This memory is mapped into the external Data Memory space directly above the SRAM.

## REGISTER MAP

The Register Map is illustrated in Figure 12. It is entirely separate from the Program and Data Memory areas mentioned before. A separate class of instructions is used to access the registers. There are 256 potential register locations. In practice, the MSC1211 has 256 bytes of Scratchpad RAM and up to 128 SFRs. This is possible, since the upper 128 Scratchpad RAM locations can only be accessed indirectly. That is, the contents of a Working Register (described below) will designate the RAM location. Thus, a direct reference to one of the upper 128 locations must be an SFR access. Direct RAM is reached at locations 0 to $7 \mathrm{~F}_{\mathrm{H}}$ ( 0 to 127).


FIGURE 12. Register Map.

SFRs are accessed directly between $80_{\mathrm{H}}$ and $\mathrm{FF}_{\mathrm{H}}$ (128 to 255). The RAM locations between 128 and 255 can be reached through an indirect reference to those locations. Scratchpad RAM is available for general-purpose data storage. It is commonly used in place of off-chip RAM when the total data contents are small. When off-chip RAM is needed, the Scratchpad area will still provide the fastest generalpurpose access. Within the 256 bytes of RAM, there are several special-purpose areas.

## Bit Addressable Locations

In addition to direct register access, some individual bits are also accessible. These are individually addressable bits in both the RAM and SFR area. In the Scratchpad RAM area, registers $20_{\mathrm{H}}$ to $2 \mathrm{~F}_{\mathrm{H}}$ are bit addressable. This provides 128 (16-8) individual bits available to software. A bit access is distinguished from a full-register access by the type of instruction. In the SFR area, any register location ending in a 0 or 8 is bit addressable. Figure 13 shows details of the onchip RAM addressing including the locations of individual RAM bits.

## Working Registers

As part of the lower 128 bytes of RAM, there are four banks of Working Registers, as shown in Figure 13. The Working Registers are general-purpose RAM locations that can be addressed in a special way. They are designated R0 through R7. Since there are four banks, the currently selected bank will be used by any instruction using R0-R7. This allows software to change context by simply switching banks. This is controlled via the Program Status Word register (PSW; 0DO ${ }_{H}$ ) in the SFR area described below. Registers R0 and R1 also allow their contents to be used for indirect addressing of the upper 128 bytes of RAM. Thus, an instruction can designate the value


FIGURE 13. Scratchpad Register Addressing.
stored in R0 (for example) to address the upper RAM. The 16 bytes immediately above the these registers are bit addressable. So any of the 128 bits in this area can be directly accessed using bit addressable instructions.

## Stack

Another use of the Scratchpad area is for the programmer's stack. This area is selected using the Stack Pointer (SP; 81 ${ }_{\mathrm{H}}$ ) SFR. Whenever a call or interrupt is invoked, the return address is placed on the Stack. It also is available to the programmer for variables, etc., since the Stack can be moved and there is no fixed location within the RAM designated as Stack. The Stack Pointer will default to $07_{H}$ on reset. The user can then move it as needed. A convenient location would be the upper RAM area ( $>7 \mathrm{~F}_{\mathrm{H}}$ ) since this is only available indirectly. The SP will point to the last used value. Therefore, the next value placed on the Stack is put at $S P+1$. Each PUSH or CALL will increment the SP by the appropriate value. Each POP or RET will decrement as well.

## Program Memory

After reset, the CPU begins execution from Program Memory location $0000_{\mathrm{H}}$. The selection of where Program Memory execution begins is made by tying the $\overline{E A}$ pin to $V_{D D}$ for internal access, or DGND for external access. When EA is tied to $\mathrm{V}_{\mathrm{DD}}$, any PC fetches outside the internal Program Memory address occur from external memory. If $\overline{E A}$ is tied to DGND, then all PC fetches address external memory. The standard internal Program Memory size for MSC1211 family members is shown in Table VIII. Refer to the Accessing External Memory section for details on using external Program Memory. If enabled the Boot ROM will appear from address $\mathrm{F}_{\mathrm{B}} 0_{\mathrm{H}}$ to $\mathrm{FFFF}_{\mathrm{H}}$.

| MODEL NUMBER | STANDARD INTERNAL <br> PROGRAM MEMORY SIZE (BYTES) |
| :---: | :---: |
| MSC1211Y5 | 32 k |
| MSC1211Y4 | 16 k |
| MSC1211Y3 | 8 k |
| MSC1211Y2 | 4 k |

TABLE VIII. MSC1211 Maximum Internal Program Memory Sizes.

## ACCESSING EXTERNAL MEMORY

If external memory is used, P 0 and P 2 can be configured as address and data lines. If external memory is not used, P0 and P2 can be configured as general-purpose I/O lines through the Hardware Configuration Register.
To enable access to external memory bits 0 and 1 of the HCR1 register must be set to 0 . When these bits are enabled all memory accesses for both internal and external memory will appear on ports 0 and 2. During the data portion of the cycle for internal memory, Port 0 will be zero for security purposes.
Accesses to external memory are of two types: accesses to external Program Memory and accesses to external Data Memory. Accesses to external Program Memory use signal $\overline{\text { PSEN }}$ (program store enable) as the read strobe. Accesses to external Data Memory use $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ (alternate functions of P3.7 and P3.6) to strobe the memory.
External Program Memory and external Data Memory may be combined if desired by applying the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{PSEN}}$ signals to the inputs of an AND gate and using the output of the gate as the read strobe to the external Program/Data Memory.

A program fetch from external Program Memory uses a 16bit address. Accesses to external Data Memory can use either a 16-bit address (MOVX @DPTR) or an 8-bit address (MOVX @ $R_{1}$ ).
If Port 2 is selected for external memory use (HCR1, bit 0 ), it can not be used as a general-purpose I/O. This bit (or Bit 1 of HCR1) also forces bits P3.6 and P3.7 to be used for $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$ instead of I/O. Port 2, P3.6, and P3.7 should all be written to ' 1 '.

If an 8-bit address is being used (MOVX @ $R_{\mathrm{I}}$ ), the contents of the MPAGE $\left(92_{H}\right)$ SFR remain at the Port 2 pins throughout the external memory cycle. This will facilitate paging.
In any case, the low byte of the address is time-multiplexed with the data byte on Port 0. The ADDR/DATA signals use CMOS drivers in the Port 0, Port 2, $\overline{\mathrm{WR}}$, and $\overline{\mathrm{RD}}$ output buffers. Thus, in this application the Port 0 pins are not opendrain outputs, and do not require external pull-ups for highspeed access. Signal ALE (Address Latch Enable) should be used to capture the address byte into an external latch. The address byte is valid at the negative transition of ALE. Then, in a write cycle, the data byte to be written appears on Port 0 just before $\overline{W R}$ is activated, and remains there until after $\overline{W R}$ is deactivated. In a read cycle, the incoming byte is accepted at Port 0 just before the read strobe is deactivated.
The function of Port 0 and Port 2 is selected in Hardware Configuration Register 1. This can only be changed during the Flash Program mode. There is no conflict in the use of these registers; they will either be used as general-purpose I/O or for external memory access. The default state is for Port 0 and Port 2 to be used as general-purpose I/O. If an external memory access is attempted when they are configured as generalpurpose I/O, the values of Port 0 and Port 2 will not be affected. External Program Memory is accessed under two conditions:

1) Whenever signal $\overline{E A}$ is LOW during reset, then all future accesses are external, or
2) Whenever the Program Counter (PC) contains a number that is outside of the internal Program Memory address range, if the ports are enabled.
If Port 0 and Port 2 is selected for external memory, all 8 bits of Port 0 and Port 2, as well as P3.6 and P3.7, are dedicated to an output function and may not be used for generalpurpose I/O. During external program fetches, Port 2 outputs the high byte of the PC.

## Programming Flash Memory

There are four sections of Flash Memory for programming.

1. 128 configuration bytes.
2. Reset sector (4kB) (not to be confused with the 2 kB Boot ROM).
3. Program Memory.
4. Data Memory.

## Boot Rom

There is a 2 kB Boot ROM that controls operation during serial or parallel programming. Additionally, the Boot ROM routines can be accessed during the user mode if it is enabled. When enabled, the Boot ROM routines will be located at memory addresses $\mathrm{F} 800_{H^{-}}-\mathrm{FFFF}_{\mathrm{H}}$ during user mode. In program mode the Boot ROM is located in the first 2 kB of Program Memory.

## Flash Programming Mode

There are two programming modes: parallel and serial. The programming mode is selected by the state of the ALE and $\overline{\text { PSEN }}$ signals during power-on reset. Serial programming mode is selected with $\overline{\text { PSEN }}=0$ and ALE $=1$. Parallel programming mode is selected with $\overline{\text { PSEN }}=1$ and $\operatorname{ALE}=0$ (see Figure 14). If they are both HIGH, the MSC1211 will


FIGURE 14. Parallel Programming Configuration.
operate in normal user mode. Both signals LOW is a reserved mode and is not defined. Programming mode is exited with a power-on reset signal and the normal mode selected.
The MSC1211 is shipped with Flash Memory erased (all 1's). Parallel programming methods typically involve a third-party programmer. Serial programming methods typically involve insystem programming. User Application mode allows Flash Program and Data Memory programming. The actual code for Flash programming can not execute from Flash. That code must execute from the Boot ROM or internal (von Neumann) RAM.

## INTERRUPTS

The MSC1211 uses a three-priority interrupt system. As shown in Table IX, each interrupt source has an independent priority bit, flag, interrupt vector, and enable (except that nine interrupts share the Auxilliary Interrupt (AI) at the highest priority). In addition, interrupts can be globally enabled or disabled. The interrupt structure is compatible with the original 8051 family. All of the standard interrupts are available.

## HARDWARE CONFIGURATION MEMORY

The 128 configuration bytes can only be written during the program mode. The bytes are accessed through SFR registers CADDR (SFR $93_{\mathrm{H}}$ ) and CDATA (SFR $94_{\mathrm{H}}$ ). Two of the configuration bytes control Flash partitioning and system control. If the security bit is set, these bits can not be changed except with a Mass Erase command that erases all of the Flash Memory including the 128 configuration bytes.

| INTERRUPT/EVENT | INTERRUPT |  | PRIORITY | FLAG | PRIORITY ENABLE | CONTROL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADDR | NUM |  |  |  |  |
| DV ${ }_{\text {DD }}$ Low Voltage/HW Breakpoint | $33_{H}$ | 6 | $\begin{gathered} \text { HIGH } \\ 0 \end{gathered}$ | EDLVB (AIE.0) ${ }^{(1)}$ EBP (BPCON.O) ${ }^{(1)}$ | EDLVV (AIE.O) ${ }^{(1)}$ EBP (BPCON.O) ${ }^{(1)}$ | N/A |
| $\mathrm{AV}_{\text {DD }}$ Low Voltage | $33_{H}$ | 6 | 0 | EALV (AIE.1) $)^{(1)}$ | EALV (AIE.1) $)^{(1)}$ | N/A |
| SPI Receive / ${ }^{2} \mathrm{C}$ | $33_{\mathrm{H}}$ | 6 | 0 | ESPIR (AIE.2) ${ }^{(1)}$ | ESPIR (AIE.2) ${ }^{(1)}$ | N/A |
| SPI Transmit | $33_{\text {H }}$ | 6 | 0 | ESPIT (AIE.3) ${ }^{(1)}$ | ESPIT (AIE.3) ${ }^{(1)}$ | N/A |
| Milliseconds Timer | $33_{H}$ | 6 | 0 | EMSEC (AIE.4) ${ }^{(1)}$ | EMSEC (AIE.4) ${ }^{(1)}$ | N/A |
| ADC | $33_{H}$ | 6 | 0 | EADC (AIE.5) ${ }^{(1)}$ | EADC (AIE .5) ${ }^{(1)}$ | N/A |
| Summation Register | $33_{\text {H }}$ | 6 | 0 | ESUM (AIE.6) ${ }^{(1)}$ | ESUM (AIE.6) ${ }^{(1)}$ | N/A |
| Seconds Timer | $33_{\text {H }}$ | 6 | 0 | ESEC (AIE.7) ${ }^{(1)}$ | ESEC (AIE.7) ${ }^{(1)}$ | N/A |
| External Interrupt 0 | $03_{\text {H }}$ | 0 | 1 | IE0 (TCON.1) ${ }^{(2)}$ | EX0 (IE.0) ${ }^{(4)}$ | PX0 (IP.0) |
| Timer 0 Overflow | $0 \mathrm{~B}_{\mathrm{H}}$ | 1 | 2 | TFO (TCON.5) ${ }^{(3)}$ | ET0 (EE.1) ${ }^{(4)}$ | PTO (IP.1) |
| External Interrupt 1 | $13_{H}$ | 2 | 3 | IE1 (TCON.3) ${ }^{(2)}$ | EX1 (IE.2) ${ }^{(4)}$ | PX1 (IP.2) |
| Timer 1 Overflow | $1 B_{H}$ | 3 | 4 | TF1 (TCON.7) ${ }^{(3)}$ | ET1 (EE.3) ${ }^{(4)}$ | PT1 (IP.3) |
| Serial Port 0 | $23^{\text {H }}$ | 4 | 5 | RI_0 (SCONO.0) TI_0 (SCONO.1) | ESO (IE.4) ${ }^{(4)}$ | PSO (IP.4) |
| Timer 2 Overflow | $2 \mathrm{~B}_{\mathrm{H}}$ | 5 | 6 | TF2 (T2CON.7) | ET2 (IE.5) ${ }^{(4)}$ | PT2 (IP.5) |
| Serial Port 1 | $3 \mathrm{~B}_{\mathrm{H}}$ | 7 | 7 | RI_1 (SCON1.0) TI_1 (SCON1.1) | ES1 (IE.6) ${ }^{(4)}$ | PS1 (IP.6) |
| External Interrupt 2 | $43_{\mathrm{H}}$ | 8 | 8 | IE2 (EXIF.4) | EX2 (EIE.0) ${ }^{(4)}$ | PX2 (IP.0) |
| External Interrupt 3 | $4 \mathrm{~B}_{\mathrm{H}}$ | 9 | 9 | IE3 (EXIF.5) | EX3 (EIE.1) ${ }^{(4)}$ | PX3 (IP.1) |
| External Interrupt 4 | $53_{\mathrm{H}}$ | 10 | 10 | IE4 (EXIF.6) | EX4 (EIE.2) ${ }^{(4)}$ | PX4 (IP.2) |
| External Interrupt 5 | $5 \mathrm{~B}_{\mathrm{H}}$ | 11 | 11 | IE5 (EXIF.7) | EX5 (EIE.3) ${ }^{(4)}$ | PX5 (IP.3) |
| Watchdog | $63^{\text {H }}$ | 12 | $\begin{gathered} 12 \\ \text { LOW } \end{gathered}$ | WDTI (EICON.3) | EWDI (EIE.4) ${ }^{(4)}$ | PWDI (IP.4) |

NOTES: (1) These interrupts set the AI flag (EICON.4) and are enabled by EAI (EICON.5). (2) If edge triggered, cleared automatically by hardware when the service routine is vectored to. If level triggered, the flag follows the state of the pin. (3) Cleared automatically by hardware when interrupt vector occurs. (4) Globally enabled by $\overline{\mathrm{EA}}$ (IE.7).

TABLE IX. Interrupt Summary.

Hardware Configuration Register 0 (HCRO)—Accessed Using SFR Registers CADDR and CDATA.

|  | bit $\mathbf{7}$ | bit $\mathbf{6}$ | bit $\mathbf{5}$ | bit $\mathbf{4}$ | bit $\mathbf{3}$ | bit $\mathbf{2}$ | bit $\mathbf{1}$ | bit $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CADDR $7 F_{H}$ | EPMA | PML | RSL | EBR | EWDR | DFSEL2 | DFSEL1 | DFSEL0 |

For access to this register during normal operation, refer to the register descriptions for CADDR and CDATA.
EPMA Enable Programming Memory Access (Security Bit).
bit $7 \quad 0$ : After reset in programming modes, Flash Memory can only be accessed in UAM mode until a mass erase is done.
1: Fully Accessible (default)

## PML Program Memory Lock. (PML has Priority Over RSL)

bit 6 0: Enable all Flash Programming Modes in program mode, can be written in UAM.
1: Enable read only for program mode, can't be written in UAM (default).

RSL Reset Sector Lock.
bit 5 0: Enable Reset Sector Writing
1: Enable Read Only Mode for Reset Sector (4kB) (default)

EBR Enable Boot Rom. Boot Rom is 2 kB of code located in ROM, not to be confused with the 4 kB Boot Sector located in Flash Memory.
bit 4 0: Disable Internal Boot Rom
1: Enable Internal Boot Rom (default)

## EWDR Enable Watchdog Reset.

bit 3 0: Disable Watchdog Reset
1: Enable Watchdog Reset (default)

DFSEL Data Flash Memory Size. (see Table III)
bits 2-0 000: Reserved
001: 32kB, 16kB, 8kB, or 4kB Data Flash Memory
010: 16kB, 8kB, or 4kB Data Flash Memory
011: 8kB or 4kB Data Flash Memory
100: 4kB Data Flash Memory
101: 2kB Data Flash Memory
110: 1kB Data Flash Memory
111: No Data Flash Memory (default)

The reset sector can be used to provide another method of Flash Memory programming. This will allow Program Memory updates without changing the jumpers for in-circuit code updates or program development. The code in this boot sector would then provide the monitor and programming routines with the ability to jump into the main Flash code when programming is finished.

Hardware Configuration Register 1 (HCR1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CADDR $7 \mathrm{E}_{\mathrm{H}}$ | DBLSEL1 | DBLSEL0 | ABLSEL1 | ABLSELO | DAB | DDB | EGP0 | EGP23 |

For access to this register during normal operation, refer to the register descriptions for CADDR and CDATA.

## DBLSEL Digital Brownout Level Select

bits 7-6 00: 4.5V
01: 4.2V
10: 2.7 V
11: 2.5V (default)

## ABLSEL Analog Brownout Level Select

bits 5-4 00: 4.5V
01: 4.2V
10: 2.7V
11: 2.5V (default)
DAB Disable Analog Power-Supply Brownout Detection
bit 3 0: Enable Analog Brownout Detection
1: Disable Analog Brownout Detection (default).
DDB Disable Digital Power-Supply Brownout Detection
bit 2 0: Enable Digital Brownout Detection
1: Disable Digital Brownout Detection (default)
EGPO Enable General-Purpose I/O for Port 0
bit $1 \quad 0$ : Port 0 is Used for External Memory, P3.6 and P3.7 Used for $\overline{W R}$ and $\overline{R D}$.
1: Port 0 is Used as General-Purpose I/O (default)
EGP23 Enable General-Purpose I/O for Ports 2 and 3
bit $0 \quad 0$ : Port 2 is Used for External Memory, P3.6 and P3.7 Used for $\overline{W R}$ and $\overline{R D}$.
1: Port 2 and Port3 are Used as General-Purpose I/O (default)

## Configuration Memory Programming

Certain key functions such as Brownout Reset and Watchdog Timer are controlled by the hardware configuration bits. These bits are nonvolatile and can only be changed through serial and parallel programming. Other peripheral control and status functions, such as ADC configuration timer setup, and Flash control are controlled through the SFRs.

SFR Definitions (Boldface is unique to the MSC1211)

| ADDRESS | REGISTER | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 | RESET VALUES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $80_{\mathrm{H}}$ | P0 | P0.7 | P0.6 | P0.5 | P0.4 | P0.3 | P0.2 | P0.1 | P0.0 | $\mathrm{FF}_{\mathrm{H}}$ |
| $81_{\mathrm{H}}$ | SP |  |  |  |  |  |  |  |  | $07_{H}$ |
| $82_{\mathrm{H}}$ | DPL0 |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| $83_{\mathrm{H}}$ | DPH0 |  |  |  |  |  |  |  |  | $00_{H}$ |
| $84_{H}$ | DPL1 |  |  |  |  |  |  |  |  | $0^{00}$ |
| $8^{\text {H }}$ | DPH1 |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| $86_{H}$ | DPS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SEL | $\mathrm{OO}_{\mathrm{H}}$ |
| $87_{\mathrm{H}}$ | PCON | SMOD | 0 | 1 | 1 | GF1 | GFO | STOP | IDLE | $30_{\mathrm{H}}$ |
| $88_{\mathrm{H}}$ | TCON | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 | $00_{H}$ |
| $89_{\mathrm{H}}$ | TMOD | \|------------------------Timer 1 ------------------------| |  |  |  | \|------------------------Timer 0 ------------------------| |  |  |  | $00_{\mathrm{H}}$ |
|  |  | GATE | C/T | M1 | M0 | GATE | C/T | M1 | M0 |  |
| $8 \mathrm{~A}_{\mathrm{H}}$ | TL0 |  |  |  |  |  |  |  |  | $00_{H}$ |
| $8 \mathrm{~B}_{\mathrm{H}}$ | TL1 |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| $8 \mathrm{C}_{\mathrm{H}}$ | TH0 |  |  |  |  |  |  |  |  | $00_{H}$ |
| $8 \mathrm{D}_{\mathrm{H}}$ | TH1 |  |  |  |  |  |  |  |  | $00_{H}$ |
| $8 \mathrm{E}_{\mathrm{H}}$ | CKCON | 0 | 0 | T2M | T1M | TOM | MD2 | MD1 | MD0 | $0^{\mathbf{H}}$ |
| $8 \mathrm{~F}_{\mathrm{H}}$ | MWS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MXWS | $00_{H}$ |
| ${ }^{90}{ }_{\text {H }}$ | P1 | $\begin{array}{\|l\|} \hline \mathrm{P} 1.7 \\ \hline \frac{\mathrm{NT5} / \mathrm{SCLK} \text { SCK }}{} \end{array}$ | $\begin{array}{\|c\|} \hline \text { P1.6 } \\ \text { INT4MISO/SDA } \\ \hline \end{array}$ | $\frac{\mathrm{P} 1.5}{\mathrm{INT} / \mathrm{MOSI}}$ | $\begin{aligned} & \hline \text { P1.4 } \\ & \text { INT2/SS } \end{aligned}$ | $\begin{aligned} & \hline \text { P1.3 } \\ & \text { TXD1 } \end{aligned}$ | $\begin{aligned} & \hline \text { P1.2 } \\ & \text { RXD1 } \end{aligned}$ | $\begin{aligned} & \hline \text { P1.1 } \\ & \text { T2EX } \end{aligned}$ | $\begin{aligned} & \text { P1.0 } \\ & \text { T2 } \end{aligned}$ | $\mathrm{FF}_{\mathrm{H}}$ |
| 91 ${ }_{\text {H }}$ | EXIF | IE5 | IE4 | IE3 | IE2 | 1 | 0 | 0 | 0 | $08_{\mathrm{H}}$ |
| $9^{92}$ | MPAGE |  |  |  |  |  |  |  |  | $00_{H}$ |
| $93_{\mathrm{H}}$ | CADDR |  |  |  |  |  |  |  |  | $0^{00}$ |
| $94_{4}$ | CDATA |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| $95_{\mathrm{H}}$ | MCON | BPSEL | 0 | 0 |  |  |  |  | RAMMAP | $0^{0}{ }_{H}$ |
| $96{ }_{H}$ |  |  |  |  |  |  |  |  |  |  |
| $97_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $98_{\mathrm{H}}$ | SCON0 | SMO_0 | SM1_0 | SM2_0 | REN_0 | TB8_0 | RB8_0 | TI_0 | RI_0 | $00_{H}$ |
| $99_{\mathrm{H}}$ | SBUF0 |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| $9 \mathrm{~A}_{\mathrm{H}}$ | $\begin{aligned} & \text { SPICON } \\ & \text { I2CCON } \end{aligned}$ | SCLK2 START | $\begin{aligned} & \hline \text { SCLK1 } \\ & \text { STOP } \end{aligned}$ | $\begin{aligned} & \hline \text { SCLKO } \\ & \text { ACK } \end{aligned}$ | $\begin{aligned} & \text { FIFO } \\ & 0 \end{aligned}$ | ORDER FAST | $\begin{aligned} & \hline \text { MSTR } \\ & \text { MSTR } \end{aligned}$ | $\begin{aligned} & \text { CPHA } \\ & \text { SCLS } \end{aligned}$ | CPOL <br> FILEN | $0^{0}{ }_{H}$ |
| $9 \mathrm{~B}_{\mathrm{H}}$ | SPIDATA I2CDATA |  |  |  |  |  |  |  |  | $0^{\text {H }}$ |
| $9 \mathrm{C}_{\mathrm{H}}$ | SPIRCON <br> I2CSTAT | RXCNT7 <br> RXFLUSH GCMEN | RXCNT6 | RXCNT5 | RXCNT4 | RXCNT3 | RXCNT2 RXIRQ2 | RXCNT1 RXIRQ1 | RXCNTO RXIRQO | $00_{H}$ |
| 9 $\mathrm{D}_{\mathrm{H}}$ | SPITCON <br> I2CGM | TXCNT7 TXFLUSH STAT7 SCKD7/SAE | TXCNT6 <br> STAT6 SCKD6/SA6 | TXCNT5 CLK_EN STAT5 SCKD5/SA5 | TXCNT4 DRV_DLY STAT4 SCKD4/SA4 | TXCNT3 <br> DRV_EN <br> STAT3 <br> SCKD3/SA3 | TXCNT2 TXIRQ2 0 SCKD2/SA2 | TXCNT1 TXIRQ1 0 SCKD1/SA1 | TXCNTO <br> TXIRQO <br> 0 <br> SCKDO/SAO | $00_{H}$ |
| $9 \mathrm{E}_{\mathrm{H}}$ | SPISTART | 1 |  |  |  |  |  |  |  | $80_{\mathrm{H}}$ |
| $9 \mathrm{~F}_{\mathrm{H}}$ | SPIEND | 1 |  |  |  |  |  |  |  | $80_{\mathrm{H}}$ |
| $\mathrm{AO}_{\mathrm{H}}$ | P2 | P2.7 | P2.6 | P2.5 | P2.4 | P2.3 | P2.2 | P2.1 | P2.0 | $\mathrm{FF}_{\mathrm{H}}$ |
| $\mathrm{A1}_{\mathrm{H}}$ | PWMCON |  |  | PPOL | PWMSEL | SPDSEL | TPCNTL2 | TPCNTL1 | TPCNTL0 | $00_{\mathrm{H}}$ |
| ${ }^{\text {A2 }}{ }_{\mathrm{H}}$ | PWMLOW TONELOW | $\begin{aligned} & \hline \text { PWM7 } \\ & \text { TDIV7 } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM6 } \\ & \text { TDIV6 } \end{aligned}$ | $\begin{aligned} & \text { PWM5 } \\ & \text { TDIV5 } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM4 } \\ & \text { TDIV4 } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM3 } \\ & \text { TDIV3 } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM2 } \\ & \text { TDIV2 } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM1 } \\ & \text { TDIV1 } \end{aligned}$ | $\begin{aligned} & \hline \text { PWMO } \\ & \text { TDIV0 } \end{aligned}$ | $0^{00}$ |
| $\mathrm{A}^{\mathrm{H}}$ | PWMHI TONEHI | PWM15 TDIV15 | PWM14 TDIV14 | PWM13 TDIV13 | PWM12 TDIV12 | PWM11 TDIV11 | PWM10 TDIV10 | PWM9 TDIV9 | PWM8 TDIV8 | $0^{\text {H }}$ |
| $\mathrm{A}_{4}{ }_{\text {H }}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{A5}_{\mathrm{H}}$ | PAI | 0 | 0 | 0 | 0 | PAI3 | PAI2 | PAI1 | PAIO | 00 ${ }_{\text {H }}$ |
| $\mathrm{A6}_{\mathrm{H}}$ | AIE | ESEC | ESUM | EADC | EMSEC | ESPIT | ESPIR/EI2C | EALV | EDLVB | $0^{00}$ |
| $\mathrm{A}_{\mathbf{H}}$ | AISTAT | SEC | SUM | ADC | MSEC | SPIT | SPIR/2CSI | ALVD | DLVD | $0^{00}$ |
| $\mathrm{A8}_{\mathrm{H}}$ | IE | EA | ES1 | ET2 | ES0 | ET1 | EX1 | ET0 | EX0 | $0^{0}{ }_{H}$ |
| $\mathrm{A9}_{\mathrm{H}}$ | BPCON | BP | 0 | 0 | 0 | 0 | 0 | PMSEL | EBP | $00_{H}$ |
| $\mathrm{AA}_{\mathrm{H}}$ | BPL |  |  |  |  |  |  |  |  |  |
| $\mathrm{AB}_{\mathrm{H}}$ | BPH |  |  |  |  |  |  |  |  |  |
| $\mathrm{AC}_{\mathrm{H}}$ | PODDRL | P03H | P03L | P02H | P02L | P01H | P01L | P00H | P00L | $00_{H}$ |
| $\mathrm{AD}_{\mathrm{H}}$ | PODDRH | P07H | P07L | P06H | P06L | P05H | P05L | P04H | P04L | $0^{0}{ }_{H}$ |
| $\mathrm{AE}_{\mathrm{H}}$ | P1DDRL | P13H | P13L | P12H | P12L | P11H | P11L | P10H | P10L | $00_{\mathrm{H}}$ |
| $\mathrm{AF}_{\mathrm{H}}$ | P1DDRH | P17H | P17L | P16H | P16L | P15H | P15L | P14H | P14L | $00_{H}$ |
| $\mathrm{BO}_{\mathrm{H}}$ | P3 | $\begin{aligned} & \hline \text { P3.7 } \\ & \overline{\mathrm{RD}} \end{aligned}$ | $\begin{aligned} & \hline \text { P3.6 } \\ & \overline{W R} \end{aligned}$ | $\begin{aligned} & \text { P3.5 } \\ & \text { T1 } \end{aligned}$ | $\begin{aligned} & \text { P3.4 } \\ & \text { T0 } \end{aligned}$ | $\begin{aligned} & \hline \text { P3.3 } \\ & \hline \text { INT1 } \end{aligned}$ | $\frac{\text { P3.2 }}{\text { INT0 }}$ | $\begin{aligned} & \hline \text { P3.1 } \\ & \text { TXD0 } \end{aligned}$ | $\begin{aligned} & \hline \text { P3.0 } \\ & \text { RXD0 } \end{aligned}$ | $\mathrm{FF}_{\mathrm{H}}$ |
| B1 ${ }_{\text {H }}$ | P2DDRL | P23H | P23L | P22H | P22L | P21H | P21L | P20H | P20L | $0^{00}$ |
| $\mathrm{B2}_{\mathrm{H}}$ | P2DDRH | P27H | P27L | P26H | P26L | P25H | P25L | P24H | P24L | $00_{\mathrm{H}}$ |
| $\mathrm{B3}_{\mathrm{H}}$ | P3DDRL | P33H | P33L | P32H | P32L | P31H | P31L | P30H | P30L | $00_{\mathrm{H}}$ |
| $\mathrm{B4}_{\mathrm{H}}$ | P3DDRH | P37H | P37L | P36H | P36L | P35H | P35L | P34H | P34L | $00_{H}$ |
| $\mathrm{B5}_{\mathrm{H}}$ | DACL |  |  |  |  |  |  |  |  |  |
| B6 ${ }_{\text {H }}$ | DACH |  |  |  |  |  |  |  |  |  |
| B7 ${ }_{\text {H }}$ | DACCON | DSEL7 | DSEL6 | DSEL5 | DSEL4 | DSEL3 | DSEL2 | DSEL1 | DSELO | $00_{H}$ |
| $B 8_{\mathrm{H}}$ | IP | 1 | PS1 | PT2 | PS0 | PT1 | PX1 | PT0 | PX0 | $80_{\mathrm{H}}$ |


| ADDRESS | REGISTER | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 | RESET VALUES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{B9}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{BA}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{BB}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{BC}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{BD}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{BE}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{BF}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{CO}_{\mathrm{H}}$ | SCON1 | SM0_1 | SM1_1 | SM2_1 | REN_1 | TB8_1 | RB8_1 | TI_1 | RI_1 | $00_{\text {H }}$ |
| $\mathrm{Cl}_{\mathrm{H}}$ | SBUF1 |  |  |  |  |  |  |  |  | $0^{0}{ }_{H}$ |
| $\mathrm{C}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C3}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{4}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C6}_{\mathrm{H}}$ | EWU |  |  |  |  |  | EWUWDT | EWUEX1 | EWUEX0 | $00_{H}$ |
| $\mathrm{C7}_{\mathrm{H}}$ | SYSCLK | 0 | 0 | DIVMOD1 | DIVMODO | 0 | DIV2 | DIV1 | DIV0 | $0^{00}$ |
| $\mathrm{C8}_{\mathrm{H}}$ | T2CON | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | $\mathrm{C} / \overline{\text { 2 }}$ | CP/ $\overline{\mathrm{RL} 2}$ | $0^{+}$ |
| $\mathrm{C9}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{CA}_{\mathrm{H}}$ | RCAP2L |  |  |  |  |  |  |  |  | $00_{H}$ |
| $\mathrm{CB}_{\mathrm{H}}$ | RCAP2H |  |  |  |  |  |  |  |  | $00^{+}$ |
| $\mathrm{CCH}_{\mathrm{H}}$ | TL2 |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| $\mathrm{CD}_{\mathrm{H}}$ | TH2 |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| $\mathrm{CE}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{CF}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{DO}_{\mathrm{H}}$ | PSW | CY | AC | F0 | RS1 | RS0 | OV | F1 | P | $00_{\mathrm{H}}$ |
| D1 ${ }_{\text {H }}$ | OCL |  |  |  |  |  |  |  | LSB | $0^{0}{ }_{H}$ |
| $\mathrm{D}_{\mathrm{H}}$ | OCM |  |  |  |  |  |  |  |  | $\mathrm{OO}_{\mathrm{H}}$ |
| $\mathrm{D}_{\mathrm{H}}$ | OCH | MSB |  |  |  |  |  |  |  | $0^{0}{ }_{H}$ |
| $\mathrm{D}_{\mathrm{H}}$ | GCL |  |  |  |  |  |  |  | LSB | $24^{H}$ |
| $\mathrm{D}_{\mathrm{H}}$ | GCM |  |  |  |  |  |  |  |  | $90_{\mathrm{H}}$ |
| ${ }^{\text {D } 6}{ }_{\mathrm{H}}$ | GCH | MSB |  |  |  |  |  |  |  | $67_{H}$ |
| $\mathrm{D7}_{\mathrm{H}}$ | ADMUX | INP3 | INP2 | INP1 | INP0 | INN3 | INN2 | INN1 | INNO | $0^{01}$ |
| $\mathrm{D8}_{\mathrm{H}}$ | EICON | SMOD1 | 1 | EAI | AI | WDTI | 0 | 0 | 0 | $40_{\mathrm{H}}$ |
| $\mathrm{D9}_{\mathrm{H}}$ | ADRESL |  |  |  |  |  |  |  | LSB | $0^{+}$ |
| $\mathrm{DA}_{\mathrm{H}}$ | ADRESM |  |  |  |  |  |  |  |  | $0^{00}$ |
| $\mathrm{DB}_{\mathrm{H}}$ | ADRESH | MSB |  |  |  |  |  |  |  | $0^{0} \mathrm{H}$ |
| $\mathrm{DC}_{\mathrm{H}}$ | ADCON0 | - | BOD | EVREF | VREFH | EBUF | PGA2 | PGA1 | PGAO | $38_{\mathrm{H}}$ |
| $\mathrm{DD}_{\mathrm{H}}$ | ADCON1 | - | POL | SM1 | SM0 | - | CAL2 | CAL1 | CALO | x000_0000 ${ }_{\text {B }}$ |
| $\mathrm{DE}_{\mathrm{H}}$ | ADCON2 | DR7 | DR6 | DR5 | DR4 | DR3 | DR2 | DR1 | DR0 | $1 \mathrm{~B}_{\mathrm{H}}$ |
| $\mathrm{DF}_{\mathrm{H}}$ | ADCON3 | 0 | 0 | 0 | 0 | 0 | DR10 | DR9 | DR8 | $0^{06}$ |
| $\mathrm{EO}_{\mathrm{H}}$ | ACC |  |  |  |  |  |  |  |  | $0^{0}{ }_{H}$ |
| $\mathrm{E}_{1}{ }^{\text {H}}$ | SSCON | SSCON1 | SSCONO | SCNT2 | SCNT1 | SCNTO | SHF2 | SHF1 | SHFO | $0^{0} \mathrm{H}$ |
| E2 ${ }_{\mathrm{H}}$ | SUMR0 |  |  |  |  |  |  |  |  | $0^{00}$ |
| $\mathrm{E3}_{\mathrm{H}}$ | SUMR1 |  |  |  |  |  |  |  |  | $0^{0}{ }_{H}$ |
| $E 4_{H}$ | SUMR2 |  |  |  |  |  |  |  |  | $0^{0} \mathrm{H}$ |
| $\mathrm{E5}_{\mathrm{H}}$ | SUMR3 |  |  |  |  |  |  |  |  | $0^{00}{ }_{\text {H }}$ |
| $\mathrm{E6}_{\mathrm{H}}$ | ODAC |  |  |  |  |  |  |  |  | $0^{00}$ |
| $\mathrm{E7}_{\mathrm{H}}$ | LVDCON | ALVDIS | ALVD2 | ALVD1 | ALVD0 | DLVDIS | DLVD2 | DLVD1 | DLVDO | $\mathbf{0 0}_{\mathrm{H}}$ |
| $\mathrm{E}_{\mathrm{H}}$ | EIE | 1 | 1 | 1 | EWDI | EX5 | EX4 | EX3 | EX2 | $\mathrm{EO}_{\mathrm{H}}$ |
| $\mathrm{E9}_{\mathrm{H}}$ | HWPC0 |  |  |  |  |  | 1 | MEMOR | SIZE | 0000_01xx ${ }_{\text {B }}$ |
| $E A_{H}$ | HWPC1 |  |  |  |  | 1 |  |  |  | $08_{\mathrm{H}}$ |
| $\mathrm{EB}_{\mathrm{H}}$ | HWVER |  |  |  |  |  |  |  |  |  |
| $\mathrm{EC}_{\mathrm{H}}$ | Reserved |  |  |  |  |  |  |  |  | $\mathrm{OO}_{\mathrm{H}}$ |
| $\mathrm{ED}_{\mathrm{H}}$ | Reserved |  |  |  |  |  |  |  |  | $0^{0} \mathrm{H}$ |
| $\mathrm{EE}_{\mathrm{H}}$ | FMCON | 0 | PGERA | 0 | FRCM | 0 | BUSY | 1 | 0 | $0^{02}$ |
| $\mathrm{EF}_{\mathrm{H}}$ | FTCON | FER3 | FER2 | FER1 | FERO | FWR3 | FWR2 | FWR1 | FWR0 | $\mathrm{A}^{\text {H }}$ |
| $\mathrm{FO}_{\mathrm{H}}$ | B |  |  |  |  |  |  |  |  | $00^{+}$ |
| $\mathrm{F}_{\mathrm{H}}$ | PDCON | 0 | PDDAC | PDI2C | PDPWM | PDAD | PDWDT | PDST | PDSPI | $7 \mathrm{~F}_{\mathrm{H}}$ |
| $\mathrm{F}^{\mathrm{H}}$ | PASEL | 0 | 0 | PSEN2 | PSEN1 | PSEN0 | 0 | ALE1 | ALE0 | $0^{0}{ }_{H}$ |
| $\mathrm{F}^{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{F}_{4}$ |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {F5 }}{ }_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{F}^{\text {H }}$ | ACLK | 0 | FREQ6 | FREQ5 | FREQ4 | FREQ3 | FREQ2 | FREQ1 | FREQ0 | $03_{\mathrm{H}}$ |
| $\mathrm{F7}_{\mathrm{H}}$ | SRST | 0 | 0 | 0 | 0 | 0 | 0 | 0 | RSTREQ | $0^{0}{ }_{\text {H }}$ |
| $\mathrm{F}_{\mathrm{H}}$ | EIP | 1 | 1 | 1 | PWDI | PX5 | PX4 | PX3 | PX2 | $\mathrm{EO}_{\mathrm{H}}$ |
| $\mathrm{F9}_{\mathrm{H}}$ | SECINT | WRT | SECINT6 | SECINT5 | SECINT4 | SECINT3 | SECINT2 | SECINT1 | SECINTO | $7 \mathrm{~F}_{\mathrm{H}}$ |
| $\mathrm{FA}_{\mathrm{H}}$ | MSINT | WRT | MSINT6 | MSINT5 | MSINT4 | MSINT3 | MSINT2 | MSINT1 | MSINTO | $7 \mathrm{~F}_{\mathrm{H}}$ |
| $\mathrm{FB}_{\mathrm{H}}$ | USEC | 0 | 0 | FREQ5 | FREQ4 | FREQ3 | FREQ2 | FREQ1 | FREQ0 | $0^{03}$ |
| $\mathrm{FC}_{\mathrm{H}}$ | MSECL |  |  |  |  |  |  |  |  | $9 \mathrm{~F}_{\mathrm{H}}$ |
| $\mathrm{FD}_{\mathrm{H}}$ | MSECH |  |  |  |  |  |  |  |  | $\mathrm{OF}_{\mathrm{H}}$ |
| $\mathrm{FE}_{\mathrm{H}}$ | HMSEC |  |  |  |  |  |  |  |  | ${ }^{63}{ }_{\text {H }}$ |
| $\mathrm{FF}_{\mathrm{H}}$ | WDTCON | EWDT | DWDT | RWDT | WDCNT4 | WDCNT3 | WDCNT2 | WDCNT1 | WDCNT0 | $0^{0}{ }_{H}$ |

Port 0 (PO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} 80_{\mathrm{H}}$ | P 0.7 | P 0.6 | P 0.5 | P 0.4 | P 0.3 | P 0.2 | P 0.1 | P 0.0 | $\mathrm{FF}_{\mathrm{H}}$ |

P0.7-0 Port 0. This port functions as a multiplexed address/data bus during external memory access, and as a generalbits 7-0 purpose I/O port when external memory access is not needed. During external memory cycles, this port will contain the LSB of the address when ALE is HIGH, and Data when ALE is LOW. When used as a general-purpose I/O, this port drive is selected by PODDRL and PODDRH $\left(\mathrm{AC}_{\mathrm{H}}, A D_{H}\right)$. Whether Port 0 is used as general-purpose I/O or for external memory access is determined by the Flash Configuration Register (HCR1.1) (see SFR CADDR 93 ${ }_{H}$ ).

## Stack Pointer (SP)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $81_{\mathrm{H}}$ | SP .7 | SP .6 | SP .5 | SP .4 | SP .3 | SP .2 | SP .1 | SP .0 | $07_{\mathrm{H}}$ |

SP.7-0 Stack Pointer. The stack pointer identifies the location where the stack will begin. The stack pointer is incremented before bits 7-0 every PUSH or CALL operation and decremented after each POP or RET/RETI. This register defaults to $07_{\mathrm{H}}$ after reset.

## Data Pointer Low 0 (DPLO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $82_{\mathrm{H}}$ | DPL0.7 | DPL0.6 | DPL0.5 | DPL0.4 | DPL0.3 | DPL0.2 | DPL0.1 | DPLO.0 | $00_{H}$ |

DPL0.7-0 Data Pointer Low 0. This register is the low byte of the standard 8051 16-bit data pointer. DPL0 and DPH0 bits 7-0 are used to point to non-scratchpad data RAM. The current data pointer is selected by DPS (SFR $86_{\mathrm{H}}$ ).

## Data Pointer High 0 (DPHO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $83_{\mathrm{H}}$ | DPH 0.7 | DPH 0.6 | DPH 0.5 | DPH 0.4 | DPH 0.3 | DPH 0.2 | DPH 0.1 | DPH 0.0 | $00_{\mathrm{H}}$ |

DPH0.7-0 Data Pointer High 0. This register is the high byte of the standard 805116 -bit data pointer. DPLO and DPHO bits 7-0 are used to point to non-scratchpad data RAM. The current data pointer is selected by DPS (SFR $86_{\mathrm{H}}$ ).

## Data Pointer Low 1 (DPL1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $84_{\mathrm{H}}$ | DPL1.7 | DPL1.6 | DPL1.5 | DPL1.4 | DPL1.3 | DPL1.2 | DPL1.1 | DPL1.0 | $00_{H}$ |

DPL1.7-0 Data Pointer Low 1. This register is the low byte of the auxiliary 16-bit data pointer. When the SEL bit (DPS.0) bits 7-0 (SFR $\left.86_{H}\right)$ is set, DPL1 and DPH1 are used in place of DPL0 and DPH0 during DPTR operations.

Data Pointer High 1 (DPH1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $85_{\mathrm{H}}$ | DPH1.7 | DPH1.6 | DPH1.5 | DPH1.4 | DPH1.3 | DPH1.2 | DPH1.1 | DPH1.0 | $00_{H}$ |

DPH1.7-0 Data Pointer High. This register is the high byte of the auxiliary 16 -bit data pointer. When the SEL bit (DPS.0) bits 7-0 (SFR $86_{\mathrm{H}}$ ) is set, DPL1 and DPH1 are used in place of DPL0 and DPH0 during DPTR operations.

## Data Pointer Select (DPS)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR $86_{H}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SEL | $00_{H}$ |

SEL Data Pointer Select. This bit selects the active data pointer.
bit $0 \quad 0$ : Instructions that use the DPTR will use DPLO and DPH0.
1: Instructions that use the DPTR will use DPL1 and DPH1.

Power Control (PCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $87_{\mathrm{H}}$ | SMOD | 0 | 1 | 1 | GF1 | GFO | STOP | IDLE | $30_{H}$ |

SMOD Serial Port 0 Baud Rate Doubler Enable. The serial baud rate doubling function for Serial Port 0.
bit $7 \quad 0$ : Serial Port 0 baud rate will be a standard baud rate.
1: Serial Port 0 baud rate will be double that defined by baud rate generation equation.
GF1 General-Purpose User Flag 1. This is a general-purpose flag for software control.
bit 3
GF0
General-Purpose User Flag 0. This is a general-purpose flag for software control.
bit 2
STOP Stop Mode Select. Setting this bit will halt the oscillator and block external clocks. This bit will always read as a 0 . bit 1 Exit with RESET.

IDLE Idle Mode Select. Setting this bit will freeze the CPU, Timer 0, 1, and 2, and the UARTs; other peripherals remain bit $0 \quad$ active. This bit will always be read as a 0 . Exit with $\mathrm{AI}\left(\mathrm{A} 6_{\mathrm{H}}\right)$ and EWU $\left(\mathrm{C} 6_{\mathrm{H}}\right)$ interrupts.

## Timer/Counter Control (TCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | 0 | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $88_{H}$ | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 | $00_{H}$ |

Interrupt 1 Type Select. This bit selects whether the $\overline{\mathrm{NNT}}$ pin will detect edge or level triggered interrupts.
0 : INT1 is level triggered. 1: $\overline{\text { NT1 } 1 ~ i s ~ e d g e ~ t r i g g e r e d . ~}$
IEO Interrupt 0 Edge Detect. This bit is set when an edge/level of the type defined by ITO is detected. If ITO $=1$, this bit 3 bit will remain set until cleared in software or the start of the External Interrupt 0 service routine. If ITO $=0$, this bit will inversely reflect the state of the INTO pin.

ITO Interrupt 0 Type Select. This bit selects whether the $\overline{\mathrm{NTO}}$ pin will detect edge or level triggered interrupts.
bit $20: \overline{I N T O}$ is level triggered.
1: $\overline{\text { NTO }}$ is edge triggered.

Timer Mode Control (TMOD)

| SFR 89 ${ }_{\text {H }}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TIMER 1 |  |  |  | TIMER 0 |  |  |  | Reset Value |
|  | GATE | C/T | M1 | M0 | GATE | C/T | M1 | M0 | $00_{H}$ |

GATE Timer 1 Gate Control. This bit enables/disables the ability of Timer 1 to increment.
bit $7 \quad 0$ : Timer 1 will clock when TR1 $=1$, regardless of the state of pin $\overline{\text { INT1 }}$.
1: Timer 1 will clock only when TR1 $=1$ and pin $\overline{\mathrm{NT} 1}=1$.
$\mathbf{C} / \overline{\mathbf{T}} \quad$ Timer 1 Counter/Timer Select.
bit $6 \quad 0$ : Timer is incremented by internal clocks.
1: Timer is incremented by pulses on T1 pin when TR1 (TCON.6, SFR 88 ${ }_{H}$ ) is 1.
M1, M0 Timer 1 Mode Select. These bits select the operating mode of Timer 1.
bits 5-4

| M1 | M0 | MODE |
| :---: | :---: | :--- |
| 0 | 0 | Mode 0: 8-bit counter with 5-bit prescale. |
| 0 | 1 | Mode 1: 16 bits. |
| 1 | 0 | Mode 2: 8-bit counter with auto reload. |
| 1 | 1 | Mode 3: Timer 1 is halted, but holds its count. |

GATE Timer 0 Gate Control. This bit enables/disables the ability of Timer 0 to increment.
bit $3 \quad 0$ : Timer 0 will clock when $T R 0=1$, regardless of the state of pin $\overline{\mathrm{NTO}}$ (software control).
1: Timer 0 will clock only when TR0 $=1$ and pin $\overline{\mathrm{NTO}}=1$ (hardware control).
$\mathbf{C} / \overline{\mathbf{T}} \quad$ Timer 0 Counter/Timer Select.
bit 2 0: Timer is incremented by internal clocks.
1: Timer is incremented by pulses on pin T0 when TR0 (TCON.4, SFR 88 ${ }_{\mathrm{H}}$ ) is 1.
M1, M0 Timer 0 Mode Select. These bits select the operating mode of Timer 0.
bits 1-0

| M1 | M0 | MODE |
| :---: | :---: | :--- |
| 0 | 0 | Mode 0: 8-bit counter with 5-bit prescale. |
| 0 | 1 | Mode 1: 16 bits. |
| 1 | 0 | Mode 2: 8-bit counter with auto reload. |
| 1 | 1 | Mode 3: Timer 1 is halted, but holds its count. |

Timer 0 LSB (TLO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $8 \mathrm{~A}_{\mathrm{H}}$ | TL0.7 | TL0.6 | TL0.5 | TL0.4 | TL0.3 | TL0.2 | TL0.1 | TLO.0 | $00_{H}$ |

TL0.7-0 Timer 0 LSB. This register contains the least significant byte of Timer 0.
bits 7-0

Timer 1 LSB (TL1)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR 8B ${ }_{\text {H }}$ | TL1.7 | TL1.6 | TL1.5 | TL1.4 | TL1.3 | TL1.2 | TL1.1 | TL1.0 | $00_{H}$ |

TL1.7-0 Timer 1 LSB. This register contains the least significant byte of Timer 1.
bits 7-0

Timer 0 MSB (THO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} 8 \mathrm{C}_{\mathrm{H}}$ | TH 0.7 | TH 0.6 | TH 0.5 | TH 0.4 | TH 0.3 | TH 0.2 | TH 0.1 | TH 0.0 | $00_{\mathrm{H}}$ |

TH0.7-0 Timer 0 MSB. This register contains the most significant byte of Timer 0.
bits 7-0

Timer 1 MSB (TH1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $8 \mathrm{D}_{\mathrm{H}}$ | TH 1.7 | TH 1.6 | TH 1.5 | TH 1.4 | TH 1.3 | TH 1.2 | TH 1.1 | TH 1.0 | $00_{H}$ |

TH1.7-0 Timer 1 MSB. This register contains the most significant byte of Timer 1.
bits 7-0

Clock Control (CKCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} 8 \mathrm{E}_{\mathrm{H}}$ | 0 | 0 | T 2 M | T 1 M | TOM | MD 2 | $\mathrm{MD1}$ | MD 0 | $01_{\mathrm{H}}$ |

T2M
bit 5
Timer 2 Clock Select. This bit controls the division of the system clock that drives Timer 2. This bit has no effect when the timer is in baud rate generator or clock output modes. Clearing this bit to 0 maintains 8051 compatibility. This bit has no effect on instruction cycle timing.
0 : Timer 2 uses a divide by 12 of the crystal frequency.
1: Timer 2 uses a divide by 4 of the crystal frequency.
T1M Timer 1 Clock Select. This bit controls the division of the system clock that drives Timer 1. Clearing this bit to bit 40 maintains 8051 compatibility. This bit has no effect on instruction cycle timing.

0 : Timer 1 uses a divide by 12 of the crystal frequency.
1: Timer 1 uses a divide by 4 of the crystal frequency.
TOM Timer 0 Clock Select. This bit controls the division of the system clock that drives Timer 0 . Clearing this bit to bit 30 maintains 8051 compatibility. This bit has no effect on instruction cycle timing.

0 : Timer 0 uses a divide by 12 of the crystal frequency.
1: Timer 0 uses a divide by 4 of the crystal frequency.

MD2, MD1, MD0 bits 2-0

Stretch MOVX Select 2-0. These bits select the time by which external MOVX cycles are to be stretched. This allows slower memory or peripherals to be accessed without using ports or manual software intervention. The for $\overline{R D}$ or $\overline{W R}$ strobe will be stretched by the specified interval, which will be transparent to the software except for the increased time to execute the MOVX instruction. All internal MOVX instructions on devices containing MOVX SRAM are performed at the 2 instruction cycle rate.

| MD2 | MD1 | MDO |  |  | $\overline{\mathbf{R D}}$ or $\overline{\text { WR }}$ <br> STROBE WIDTH <br> (SYS CLKs) | $\overline{\mathbf{R D}}$ or $\overline{\text { WR }}$ <br> STROBE WIDTH <br> ( $\mu \mathbf{\mu}$ ) AT 12MHz |
| :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| 0 | 0 | 0 | 0 | 2 Instruction Cycles | 2 | 0.167 |
| 0 | 0 | 1 | 1 | 3 Instruction Cycles (default) | 4 | 0.333 |
| 0 | 1 | 0 | 2 | 4 Instruction Cycles | 8 | 0.667 |
| 0 | 1 | 1 | 3 | 5 Instruction Cycles | 12 | 1.000 |
| 1 | 0 | 0 | 4 | 6 Instruction Cycles | 16 | 1.333 |
| 1 | 0 | 1 | 5 | 7 Instruction Cycles | 20 | 1.667 |
| 1 | 1 | 0 | 6 | 8 Instruction Cycles | 24 | 2.000 |
| 1 | 1 | 1 | 7 | 9 Instruction Cycles | 28 | 2.333 |

## Memory Write Select (MWS)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| SFR $8 \mathrm{~F}_{\mathrm{H}}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MXWS | $00_{\mathrm{H}}$ |

MXWS MOVX Write Select. This allows writing to the internal Flash program memory.
bit 0
0 : No writes are allowed to the internal Flash program memory.
1: Writing is allowed to the internal Flash program memory, unless PML (HCRO) or RSL (HCRO) are on.

Port 1 (P1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $90_{\mathrm{H}}$ | P 1.7 | P 1.6 | P 1.5 | P 1.4 | P 1.3 | P 1.2 | P 1.1 | P 1.0 | FF |
|  | $\overline{\mathrm{INT}} / \mathrm{SCLK} / \mathrm{SCK}$ | $\mathrm{INT} 4 / \mathrm{MISO} / \mathrm{SDA}$ | $\overline{\mathrm{INT3} / \mathrm{MOSI}}$ | $\mathrm{INT} 2 / \overline{\mathrm{SS}}$ | TXD 1 | RXD 1 | T 2 EX | T 2 |  |

P1.7-0 General-Purpose I/O Port 1. This register functions as a general-purpose I/O port. In addition, all the pins have bits 7-0 an alternative function listed below. Each of the functions is controlled by several other SFRs. The associated Port 1 latch bit must contain a logic ' 1 ' before the pin can be used in its alternate function capacity. To use the alternate function, set the appropriate mode in P1DDRL (SFR AE ${ }_{H}$ ), P1DDRH (SFR AF ${ }_{H}$ ).

bit 7
SPI Clock.
Serial Clock. The serial clock for $I^{2} \mathrm{C}$ data transfers.
INT4/MISO/SDA External Interrupt 4. A rising edge on this pin will cause an external interrupt 4 if enabled.
bit $6 \quad$ Master In Slave Out. For SPI data transfers, this pin receives data for the master and transmits data from the slave. ISDA. $\quad$ For $I^{2} \mathrm{C}$ data transfers, this pin is the data line.
$\overline{\text { INT3}} / \mathrm{MOSI}$ External Interrupt 3. A falling edge on this pin will cause an external interrupt 3 if enabled.
bit $5 \quad$ Master Out Slave In. For SPI data transfers, this pin transmits master data and receives slave data.
INT2/SS External Interrupt 2. A rising edge on this pin will cause an external interrupt 2 if enabled.
bit 4 Slave Select. During SPI operation, this pin provides the select signal for the slave device.
TXD1 Serial Port 1 Transmit. This pin transmits the serial Port 1 data in serial port modes 1, 2, 3, and emits the bit 3 synchronizing clock in serial port mode 0 .

RXD1 Serial Port 1 Receive. This pin receives the serial Port 1 data in serial port modes 1, 2, 3, and is a bidirectional bit 2 data transfer pin in serial port mode 0.

T2EX Timer 2 Capture/Reload Trigger. A 1 to 0 transition on this pin will cause the value in the T2 registers to be bit 1

T2 Time 2 External Input. A 1 to 0 transition on this pin will cause Timer 2 to increment or decrement depending bit 0 on the timer configuration.

## External Interrupt Flag (EXIF)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $91{ }_{\text {H }}$ | IE5 | IE4 | IE3 | IE2 | 1 | 0 | 0 | 0 | $08{ }_{H}$ |

IE5 External Interrupt 5 Flag. This bit will be set when a falling edge is detected on INT5. This bit must be bit 7 cleared manually by software. Setting this bit in software will cause an interrupt if enabled.
IE4 External Interrupt 4 Flag. This bit will be set when a rising edge is detected on INT4. This bit must be cleared bit 6 manually by software. Setting this bit in software will cause an interrupt if enabled.

IE3 External Interrupt 3 Flag. This bit will be set when a falling edge is detected on $\overline{\mathrm{NT} 3}$. This bit must be cleared bit 5 manually by software. Setting this bit in software will cause an interrupt if enabled.
IE2 External Interrupt 2 Flag. This bit will be set when a rising edge is detected on INT2. This bit must be cleared bit 4 manually by software. Setting this bit in software will cause an interrupt if enabled.

Memory Page (MPAGE)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR $92_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

MPAGE bits 7-0

The 8051 uses Port 2 for the upper 8 bits of the external data memory access by MOVX A@R ${ }_{1}$ and MOVX @R ${ }_{1}$, A instructions. The MSC1211 uses register MPAGE instead of Port 2. To access external data memory using the MOVX A@R $R_{l}$ and MOVX @ $R_{l}$, A instructions, the user should preload the upper byte of the address into MPAGE (versus preloading into P2 for the standard 8051).

Configuration Address Register (CADDR) (write only)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $93_{\mathrm{H}}$ |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |

CADDR
Configuration Address Register. This register supplies the address for reading bytes in the 128 bytes of Flash Configuration
bits 7-0 Memory. WARNING: If this register is written to while executing from Flash Memory, the CDATA register will be incorrect.

Configuration Data Register (CDATA)

|  | 7 | 6 | 5 | 4 | 3 | 2 | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| SFR $94_{H}$ |  |  |  |  |  |  |  |  | $00_{H}$ |

CDATA Configuration Data Register. This register will contain the data in the 128 bytes of Flash Configuration Memory bits 7-0 that is located at the last written address in the CADDR register. This is a read-only register.

Memory Control (MCON)

|  | 7 | 6 | 5 | 4 | $\mathbf{3}$ | 2 | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $95_{H}$ | BPSEL | 0 | 0 | - | - | - | - | RAMMAP | $00_{H}$ |

## BPSEL Breakpoint Address Selection

bit $7 \quad$ Write: Select one of two Breakpoint registers: 0 or 1 .
0 : Select breakpoint register 0 .
1: Select breakpoint register 1.
Read: Provides the Breakpoint register that created the last interrupt: 0 or 1.
RAMMAP Memory Map 1kB extended SRAM.
$\begin{array}{ll}\text { bit } 0 & \text { 0: Address is: } 0000_{\mathrm{H}}-\mathrm{OFFF}_{\mathrm{H}} \text { (default) (Data Memory) } \\ & \text { 1: Address is } 8400_{\mathrm{H}}-87 \mathrm{FF}_{\mathrm{H}} \text { (Data and Program Memory) }\end{array}$
Serial Port 0 Control (SCONO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $98_{H}$ | SM0_0 | SM1_0 | SM2_0 | REN_0 | TB8_0 | RB8_0 | TI_0 | RI_0 | $00_{H}$ |

SMO-2 Serial Port 0 Mode. These bits control the mode of serial Port 0 . Modes 1,2 , and 3 have 1 start and 1 stop bit bits 7-5 in addition to the 8 or 9 data bits.

| MODE | SM0 | SM1 | SM2 | FUNCTION | LENGTH | PERIOD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Synchronous | 8 bits | $12 \mathrm{p}_{\text {CLK }}{ }^{(1)}$ |
| 0 | 0 | 0 | 1 | Synchronous | 8 bits | $4 \mathrm{P}_{\text {CLK }}{ }^{(1)}$ |
| $1^{(2)}$ | 0 | 1 | x | Asynchronous | 10 bits | Timer 1 or 2 Baud Rate Equation |
| 2 | 1 | 0 | 0 | Asynchronous | 11 bits | $\begin{aligned} & 64 \mathrm{p}_{\mathrm{CLK}^{(1)}}(\mathrm{SMOD}=0) \\ & 32 \mathrm{p}_{\mathrm{CLK}^{(1)}}(\mathrm{SMOD}=1) \end{aligned}$ |
| 2 | 1 | 0 | 1 | Asynchronous with Multiprocessor Communication | 11 bits | $\begin{aligned} & 64 \mathrm{p}_{\text {CLK }}{ }^{(1)}(\mathrm{SMOD}=0) \\ & 32 \mathrm{p}_{\text {CLK }}{ }^{(1)}(\mathrm{SMOD}=1) \end{aligned}$ |
| $3^{(2)}$ | 1 | 1 | 0 | Asynchronous | 11 bits | Timer 1 or 2 Baud Rate Equation |
| $3^{(2)}$ | 1 | 1 | 1 | Asynchronous with Multiprocessor Communication | 11 bits | Timer 1 or 2 Baud Rate Equation |

NOTE: (1) $p_{\text {CLK }}$ will be equal to $t_{\text {CLK }}$, except that $p_{\text {CLK }}$ will stop for IDLE. (2) For modes 1 and 3 , the selection of Timer 1 or 2 for baud rate is specified via the T2CON $\left(\mathrm{C8}_{\mathrm{H}}\right)$ register.

REN_0 Receive Enable. This bit enables/disables the serial Port 0 received shift register.
bit 4 0: Serial Port 0 reception disabled.
1: Serial Port 0 received enabled (modes 1,2 , and 3 ). Initiate synchronous reception (mode 0 ).
TB8_0 9th Transmission Bit State. This bit defines the state of the 9th transmission bit in serial Port 0 modes 2 and 3. bit 3

RB8_0 9th Received Bit State. This bit identifies the state of the 9th reception bit of received data in serial Port 0 modes bit 22 and 3 . In serial port mode 1 , when SM2 $0=0$, RB8 00 is the state of the stop bit. RB8 $\_0$ is not used in mode 0 .

TI_0 Transmitter Interrupt Flag. This bit indicates that data in the serial Port 0 buffer has been completely shifted bit 1 out. In serial port mode $0, T I \_0$ is set at the end of the 8th data bit. In all other modes, this bit is set at the end of the last data bit. This bit must be manually cleared by software.

Receiver Interrupt Flag. This bit indicates that a byte of data has been received in the serial Port 0 buffer. In bit 0 serial port mode 0, RI_ 0 is set at the end of the 8 th bit. In serial port mode $1, R I \_0$ is set after the last sample of the incoming stop bit subject to the state of SM2_0. In modes 2 and 3, RI_0 is set after the last sample of RB8_0. This bit must be manually cleared by software.

Serial Data Buffer 0 (SBUFO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $99_{\mathrm{H}}$ |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |

SBUFO Serial Data Buffer 0. Data for Serial Port 0 is read from or written to this location. The serial transmit and bits 7-0 receive buffers are separate registers, but both are addressed at this location.

SPI Control (SPICON). Any change resets the SPI interface, counters, and pointers. PDCON controls which is enabled.

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $9 A_{H}$ | SCLK2 | SCLK1 | SCLK0 | FIFO | ORDER | MSTR | CPHA | CPOL | $00_{H}$ |

## SCLK <br> SCK Selection. Selection of $\mathrm{t}_{\mathrm{CLK}}$ divider for generation of SCK in Master mode.

bits 7-5
7-5

| SCLK2 | SCLK1 | SCLK0 | SCK PERIOD |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\mathrm{t}_{\mathrm{CLK}} / 2$ |
| 0 | 0 | 1 | $\mathrm{t}_{\mathrm{CLK} / 4}$ |
| 0 | 1 | 0 | $\mathrm{t}_{\mathrm{CLK} / 8}$ |
| 0 | 1 | 1 | $\mathrm{t}_{\mathrm{CLK}} / 16$ |
| 1 | 0 | 0 | $\mathrm{t}_{\mathrm{CLK}} / 32$ |
| 1 | 0 | 1 | $\mathrm{t}_{\mathrm{CLK} / 64}$ |
| 1 | 1 | 0 | $\mathrm{t}_{\mathrm{CLK} / 128}$ |
| 1 | 1 | 1 | $\mathrm{t}_{\mathrm{CLK} / 256}$ |

FIFO Enable FIFO in on-chip indirect memory.
bit $4 \quad 0$ : Both transmit and receive are double buffers
1: Circular FIFO used for transmit and receive bytes
ORDER Set Bit Order for Transmit and Receive.
bit $3 \quad 0$ : Most Significant Bits First
1: Least Significant Bits First
MSTR SPI Master Mode.
bit 2 0: Slave Mode
1: Master Mode
CPHA Serial Clock Phase Control.
bit $1 \quad 0$ : Valid data starting from half SCK period before the first edge of SCK
1: Valid data starting from the first edge of SCK
CPOL Serial Clock Polarity.
bit $0 \quad 0$ : SCK idle at logic LOW
1: SCK idle at logic HIGH
$1^{2} \mathrm{C}$ Control Register (I2CCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $9 A_{H}$ | START | STOP | ACK | 0 | FAST | MSTR | SCLS | FILEN | $00_{H}$ |

## START Start Condition (Master mode).

bit 7 Read: Current status of start condition or repeated start condition.
Write: When operating as a master, a start condition is transmitted when the START bit is set to 1. During a data transfer, if the START bit is set, a repeated start is transmitted after the current data transfer is complete. If no transfer is in progress when the START and STOP bits are set simultaneously, a START will be followed by a STOP.

Acknowledge. Defines the ACK/NACK generation from the master/slave receiver during the acknowledge cycle.
1: An ACK (low level on SDA) is returned during the ackowledge cycle.
bit 4
FAST Fast Mode Enable.
bit 3 0: Standard Mode ( 100 kHz )
1: Fast Mode (400kHz)
MSTR SPI Master Mode.
bit 2
0: Slave Mode
1: Master Mode
SCLS
bit 1

FILEN

## Clock Stretch.

bit 0
Read: Current status of stop condition.
Write: Setting STOP to logic 1 causes a stop condition to be transmitted. When a stop condition is received, hardware clears STOP to logic 0 . If both START and STOP are set during a transfer, a stop condition is transmitted followed by a start condition.

## Always set this value to zero. <br> 

0: No effect
1: Release the clock line. For the slave mode, the clock is stretched for each data transfer. This bit releases the clock. This bit can be set during a transfer to eliminate any clock stretching.

Filter Enable. 50ns glitch filter.
0 : Filter disabled

1: Filter enabled

## SPI Data Register (SPIDATA) / I2C Data Register (I2CDATA)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| ${\text { SFR } 9 \mathrm{BB}_{\mathrm{H}}}$ |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |  |

SPIDATA SPI Data Register. Data for SPI is read from or written to this location. The SPI transmit and receive buffers bits 7-0 are separate registers, but both are addressed at this location.

I2CDATA I2C Data Register. Data for $I^{2} \mathrm{C}$ is read from or written to this location. The $I^{2} \mathrm{C}$ transmit and receive buffers bits 7-0 are separate registers, but both are addressed at this location.

## SPI Receive Control Register (SPIRCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $9 C_{H}$ | RXCNT7 <br> RXFLUSH | RXCNT6 | RXCNT5 | RXCNT4 | RXCNT3 | RXCNT2 <br> RXIRQ2 | RXCNT1 <br> RXIRQ1 | RXCNT0 <br> RXIRQ0 | $0^{H}$ |

RXCNT Receive Counter. Read only bits which read the number of bytes in the receive buffer (0 to 128).
bits 7-0
RXFLUSH Flush Receive FIFO. Write only.
bit $7 \quad 0$ : No Action
1: SPI Receive Buffer Set to Empty
RXIRQ Read IRQ Level. Write only.
bits 2-0

| 000 | Generate IRQ when Receive Count $=1$ or more. |
| :--- | :--- |
| 001 | Generate IRQ when Receive Count $=2$ or more. |
| 010 | Generate IRQ when Receive Count $=4$ or more. |
| 011 | Generate IRQ when Receive Count $=8$ or more. |
| 100 | Generate IRQ when Receive Count $=16$ or more. |
| 101 | Generate IRQ when Receive Count $=32$ or more. |
| 110 | Generate IRQ when Receive Count $=64$ or more. |
| 111 | Generate IRQ when Receive Count $=128$ or more. |

$I^{2} \mathrm{C}$ GM Register (I2CGM)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $9 \mathrm{C}_{\mathrm{H}}$ | GCMEN |  |  |  |  |  |  | $0 \mathrm{H}_{\mathrm{H}}$ |  |

## GCMEN General CaII/Multiple Master Enable. Write only.

bit $7 \quad$ Slave mode: $0=$ General call ignored, $1=$ General call will be detected
Master mode: $0=$ Single master, $1=$ Multiple master mode
SPI Transmit Control Register (SPITCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $9 D_{H}$ | TXCNT7 | TXCNT6 | TXCNT5 | TXCNT4 | TXCNT3 | TXCNT2 | TXCNT1 | TXCNT0 |  |
|  | TXFLUSH |  | CLK_EN | DRV_DLY | DRV_EN | TXIRQ2 | TXIRQ1 | TXIRQ0 |  |

TXCNT Transmit Counter. Read only bits which read the number of bytes in the transmit buffer (0 to 128).
bits 7-0
TXFLUSH Flush Transmit FIFO. This bit is write only. When set, the SPI transmit pointer is set equal to the FIFO bit $7 \quad$ Output pointer. This bit is 0 for a read operation.

| CLK_EN | SCLK Driver Enable. |
| :--- | :--- |
| bit 5 | 0: Disable SCLK Driver (Master Mode) |
|  | 1: Enable SCLK Driver (Master Mode) |

DRV_DLY Drive Delay (refer to DRV_EN bit).
bit 4
0: Drive Output Immediately
1: Drive Output After Current Byte Transfer
DRV_EN
Drive Enable.
bit 3

| DRV_DLY | DRV_EN | MOSI or MISO OUTPUT CONTROL |
| :---: | :---: | :--- |
| 0 | 0 | Tristate Immediately |
| 0 | 1 | Drive Immediately |
| 1 | 0 | Tristate After the Current Byte Transfer |
| 1 | 1 | Drive After the Current Byte Transfer |

TXIRQ Transmit IRQ Level. Write only bits.
bits 2-0

| 000 | Generate IRQ when Transmit count $=1$ or less. |
| :--- | :--- |
| 001 | Generate IRQ when Transmit count $=2$ or less. |
| 010 | Generate IRQ when Transmit count $=4$ or less. |
| 011 | Generate IRQ when Transmit count $=8$ or less. |
| 100 | Generate IRQ when Transmit count $=16$ or less. |
| 101 | Generate IRQ when Transmit count $=32$ or less. |
| 110 | Generate IRQ when Transmit count $=64$ or less. |
| 111 | Generate IRQ when Transmit count $=128$ or less. |

${ }^{12} \mathrm{C}$ Status Register (I2CSTAT)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $9 D_{H}$ | STAT7 | STAT6 | STAT5 | STAT4 | STAT3 | 0 | 0 | 0 | 0 |
|  | SCKD7/SAE | SCKD6/SA6 | SCKD5/SA5 | SCKD4/SA4 | SCKD3/SA3 | SCKD2/SA2 | SCKD1/SA1 | SCKD0/SA0 |  |

STAT7-3 Status Code. Read only.
bit 7-3

SCKD7-0
bit 7-0
SAE
bit 7
SA6-0 Slave Address. Write only, slave mode.
bit 6-0 The address of this device is used in slave mode for address recognition.

SPI Buffer Start Address (SPISTART)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $9 \mathrm{E}_{\mathrm{H}}$ | 1 |  |  |  |  |  |  | $80_{H}$ |  |

SPISTART
bits 6-0 SPI FIFO Start Address. Write only. This specifies the start address of the SPI data buffer. This is a circular FIFO that is located in the 128 bytes of indirect RAM. The FIFO starts at this address and ends at the address specified in SPIEND. Must be less than SPIEND. Writing clears SPI transmit and receive counters.

SPITP SPI Transmit Pointer. Read Only. This is the FIFO address for SPI transmissions. This is where the next bits 6-0 byte will be written into the SPI FIFO buffer. This pointer increments after each write to the SPI Data register unless that would make it equal to the SPI Receive pointer.
SPI Buffer End Address (SPIEND)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $9 \mathrm{~F}_{\mathrm{H}}$ | 1 |  |  |  |  |  |  | $80_{H}$ |  |

SPIEND SPI FIFO End Address. Write only. This specifies the end address of the SPI data FIFO. This is a circular buffer bits 6-0 that is located in the 128 bytes of indirect RAM. The buffer starts at SPISTART and ends at this address.

SPIRP SPI Receive Pointer. Read Only. This is the FIFO address for SPI received bytes. This is the location of the next bits 6-0 byte to be read from the SPI FIFO. This increments with each read from the SPI Data register until the RxCNT is zero.

Port 2 (P2)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{SFR} \mathrm{AO}_{\mathrm{H}}$ |  |  |  |  |  |  |  | $\mathrm{FF}_{\mathrm{H}}$ |  |

P2 Port 2. This port functions as an address bus during external memory access, and as a general-purpose l/O port. bits 7-0 During external memory cycles, this port will contain the MSB of the address. Whether Port 2 is used as generalpurpose I/O or for external memory access is determined by the Flash Configuration Register (HCR1.0).
PWM Control (PWMCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR A1 $_{\mathrm{H}}$ | - | - | PPOL | PWMSEL | SPDSEL | TPCNTL. 2 | TPCNTL. 1 | TPCNTL. 0 | $00_{\mathrm{H}}$ |

PPOL Period Polarity. Specifies the starting level of the PWM pulse.
bit 5 0: ON Period. PWM Duty register programs the ON period.
1: OFF Period. PWM Duty register programs the OFF period.
PWMSEL PWM Register Select. Select which 16-bit register is accessed by PWMLOW/PWMHIGH.
bit $4 \quad 0$ : Period (must be 0 for TONE mode)
1: Duty

## SPDSEL Speed Select.

bit 3 0: 1MHz (the USEC Clock)
1: SYSCLK
TPCNTL Tone Generator/Pulse Width Modulation Control.
bits 2-0

| TPCNTL.2 | TPCNTL. 1 | TPCNTL.0 | MODE |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Disable (default) |
| 0 | 0 | 1 | PWM |
| 0 | 1 | 1 | TONE—Square |
| 1 | 1 | 1 | TONE—Staircase |

Tone Low (TONELOW) /PWM Low (PWMLOW)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR A2 ${ }_{H}$ | PWM7 | PWM6 | PWM5 | PWM4 | PWM3 | PWM2 | PWM1 | PWM0 | $00 H_{H}$ |
|  | TDIV7 | TDIV6 | TDIV5 | TDIV4 | TDIV3 | TDIV2 | TDIV1 | TDIV0 |  |

PWMLOW Pulse Width Modulator Low Bits. These 8 bits are the least significant 8 bits of the PWM register.
bits 7-0
TDIV7-0 Tone Divisor. The low order bits that define the half-time period. For staircase mode the output is high bits 7-0 impedance for the last $1 / 4$ of this period.

Tone High (TONEHI)/PWM High (PWMHI)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR A3 ${ }_{H}$ | PWM15 | PWM14 | PWM13 | PWM12 | PWM11 | PWM10 | PWM9 | PWM8 |  |
|  | TDIV15 | TDIV14 | TDIV13 | TDIV12 | TDIV11 | TDIV10 | TDIV9 | TDIV8 |  |

PWMHI Pulse Width Modulator High Bits. These 8 bits are the high order bits of the PWM register.
bits 7-0
TDIV15-8 Tone Divisor. The high order bits that define the half time period. For staircase mode the output is high bits 7-0 impedance for the last $1 / 4$ of this period.

## Pending Auxiliary Interrupt (PAI)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR A5 $_{\mathrm{H}}$ | 0 | 0 | 0 | 0 | PAl 3 | PAl 2 | PAl 1 | PAI |  |

PAI Pending Auxiliary Interrupt Register. The results of this register can be used as an index to vector to the appropriate bits 3-0 interrupt routine. All of these interrupts vector through address $0033_{\mathrm{H}}$.

| PAI3 | PAI2 | PAI1 | PAI0 | AUXILIARY INTERRUPT STATUS |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | No Pending Auxiliary IRQ |
| 0 | 0 | 0 | 1 | Digital Low Voltage IRQ Pending |
| 0 | 0 | 1 | 0 | Analog Low Voltage IRQ Pending |
| 0 | 0 | 1 | 1 | SPI Receive IRQ Pending. IC Status Pending. |
| 0 | 1 | 0 | 0 | SPI Transmit IRQ Pending |
| 0 | 1 | 0 | 1 | One Millisecond System Timer IRQ Pending |
| 0 | 1 | 1 | 0 | Analog to Digital Conversion IRQ Pending |
| 0 | 1 | 1 | 1 | Accumulator IRQ Pending |
| 1 | 0 | 0 | 0 | One Second System Timer IRQ Pending |

## Auxiliary Interrupt Enable (AIE)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR A6 $\mathrm{H}_{\mathrm{H}}$ | ESEC | ESUM | EADC | EMSEC | ESPIT | ESPIR/EI2C | EALV | EDLVB | $00_{H}$ |

Interrupts are enabled by EICON. 4 (SFR D8 ${ }_{H}$ ). The other interrupts are controlled by the IE and EIE registers.
ESEC Enable Seconds Timer Interrupt (lowest priority auxialiary interrupt).
bit $7 \quad$ Write: Set mask bit for this interrupt $0=$ masked, $1=$ enabled.
Read: Current value of Seconds Timer Interrupt before masking.
ESUM Enable Summation Interrupt.
bit $6 \quad$ Write: Set mask bit for this interrupt $0=$ masked, $1=$ enabled.
Read: Current value of Summation Interrupt before masking.
EADC Enable ADC Interrupt.
bit $5 \quad$ Write: Set mask bit for this interrupt $0=$ masked, $1=$ enabled.
Read: Current value of ADC Interrupt before masking.
EMSEC Enable Millisecond System Timer Interrupt.
bit $4 \quad$ Write: Set mask bit for this interrupt $0=$ masked, $1=$ enabled.
Read: Current value of Millisecond System Timer Interrupt before masking.
ESPIT Enable SPI Transmit Interrupt.
bit $3 \quad$ Write: Set mask bit for this interrupt $0=$ masked, $1=$ enabled.
Read: Current value of SPI Transmit Interrupt before masking.
ESPIR/EI2C Enable SPI Receive Interrupt. Enable ${ }^{2}$ C Status Interrupt.
bit $2 \quad$ Write: Set mask bit for this interrupt $0=$ masked, $1=$ enabled.
Read: Current value of SPI Receive Interrupt or I2C Status Interrupt before masking.
EALV Enable Analog Low Voltage Interrupt.
bit $1 \quad$ Write: Set mask bit for this interrupt $0=$ masked, $1=$ enabled.
Read: Current value of Analog Low Voltage Interrupt before masking.
EDLVB Enable Digital Low Voltage or Breakpoint Interrupt (highest priority auxiliary interrupt).
bit $0 \quad$ Write: Set mask bit for this interrupt $0=$ masked, $1=$ enabled.
Read: Current value of Digital Low Voltage or Breakpoint Interrupt before masking.

Auxiliary Interrupt Status Register (AISTAT)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S F R A 7_{H}$ | SEC | SUM | ADC | MSEC | SPIT | SPIR/I2CSI | ALVD | DLVD | $00_{H}$ |

SEC Second System Timer Interrupt Status Flag (lowest priority AI).
bit 7 0: SEC interrupt inactive or masked.
1: SEC Interrupt active.
SUM Summation Register Interrupt Status Flag.
bit $6 \quad 0$ : SUM interrupt inactive or masked (if active, it is set inactive by reading the lowest byte of the Summation register).
1: SUM interrupt active.
ADC ADC Interrupt Status Flag.
bit $5 \quad 0$ : ADC interrupt inactive or masked (If active, it is set inactive by reading the lowest byte of the Data Output Register).
1: ADC interrupt active (If active no new data will be written to the Data Output Register).
MSEC Millisecond System Timer Interrupt Status Flag.
bit 4 0: MSEC interrupt inactive or masked.
1: MSEC interrupt active.
SPIT SPI Transmit Interrupt Status Flag.
bit 3 0: SPI transmit interrupt inactive or masked.
1: SPI transmit interrupt active.
SPIR/I2CSI SPI Receive Interrupt Status Flag. $I^{2} \mathrm{C}$ Status Interrupt.
bit 2 0: SPI receive or I2CSI interrupt inactive or masked.
1: SPI receive or I2CSI interrupt active.
ALVD Analog Low Voltage Detect Interrupt Status Flag.
bit 1 0: ALVD interrupt inactive or masked.
1: ALVD interrupt active.
DLVD Digital Low Voltage Detect or Breakpoint Interrupt Status Flag (highest priority AI).
bit 0 0: DLVD interrupt inactive or masked.
1: DLVD interrupt active.

Interrupt Enable (IE)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR A8 $\mathrm{H}_{\mathrm{H}}$ | EA | ES 1 | ET 2 | ES 0 | ET 1 | EX 1 | ET0 | EX0 | $00_{H}$ |

EA Global Interrupt Enable. This bit controls the global masking of all interrupts except those in AIE (SFR A6 $\boldsymbol{H}_{\mathrm{H}}$ ).
bit $7 \quad 0$ : Disable interrupt sources. This bit overrides individual interrupt mask settings for this register.
1: Enable all individual interrupt masks. Individual interrupts in this register will occur if enabled.
ES1 Enable Serial Port 1 Interrupt. This bit controls the masking of the serial Port 1 interrupt.
bit 6 0: Disable all serial Port 1 interrupts.
1: Enable interrupt requests generated by the RI_1 (SCON1.0, SFR C0 $\mathrm{H}_{\mathrm{H}}$ ) or TI_1 (SCON1.1, SFR C0 $\mathrm{H}_{\mathrm{H}}$ ) flags.
ET2 Enable Timer 2 Interrupt. This bit controls the masking of the Timer 2 interrupt.
bit 5 0: Disable all Timer 2 interrupts.
1: Enable interrupt requests generated by the TF2 flag (T2CON.7, SFR $\mathrm{C8}_{\mathrm{H}}$ ).
ESO Enable Serial port 0 interrupt. This bit controls the masking of the serial Port 0 interrupt.
bit $4 \quad 0$ : Disable all serial Port 0 interrupts.
1: Enable interrupt requests generated by the RI_0 (SCON0.0, SFR 98 ${ }_{H}$ ) or TI_0 (SCON0.1, SFR $98_{\mathrm{H}}$ ) flags.

ET1 Enable Timer 1 Interrupt. This bit controls the masking of the Timer 1 interrupt.
bit 3 0: Disable Timer 1 interrupt.
1: Enable interrupt requests generated by the TF1 flag (TCON.7, SFR 88 ${ }_{\mathrm{H}}$ ).
EX1 Enable External Interrupt 1. This bit controls the masking of external interrupt 1.
bit 20 : Disable external interrupt 1.
1: Enable interrupt requests generated by the $\overline{\mathrm{NT} 1}$ pin.
ETO Enable Timer 0 Interrupt. This bit controls the masking of the Timer 0 interrupt.
bit 10 : Disable all Timer 0 interrupts.
1: Enable interrupt requests generated by the TFO flag (TCON.5, SFR $88_{H}$ ).
EXO Enable External Interrupt 0. This bit controls the masking of external interrupt 0.
bit $0 \quad 0$ : Disable external interrupt 0.
1: Enable interrupt requests generated by the INTO pin.

## Breakpoint Control (BPCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR A9 $_{\mathrm{H}}$ | BP | 0 | 0 | 0 | 0 | 0 | PMSEL | EBP |  |

Writing to register sets the breakpoint condition specified by MCON, BPL, and BPH.
BP Breakpoint Interrupt. This bit indicates that a break condition has been recognized by a hardware breakpoint register(s).
bit 7 Read: Status of Breakpoint Interrupt. Will indicate a breakpoint match for any of the breakpoint registers.
Write: 0: No effect.
1: Clear Breakpoint 1 for breakpoint register selected by MCON (SFR 95 ${ }_{\mathrm{H}}$ ).
PMSEL Program Memory Select. Write this bit to select memory for address breakpoints of register selected in bit $1 \quad$ MCON (SFR 95 ${ }_{\text {H }}$ ).

0 : Break on address in data memory.
1: Break on address in program memory.
EBP Enable Breakpoint. This bit enables this breakpoint register. Address of breakpoint register selected by bit $0 \quad$ MCON (SFR 95 ${ }^{H}$ ).

0 : Breakpoint disabled.
1: Breakpoint enabled.
Breakpoint Low (BPL) Address for BP Register Selected in MCON (95 ${ }_{\mathrm{H}}$ )

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR AA $_{H}$ | BPL. 7 | BPL. 6 | BPL. 5 | BPL. 4 | BPL. 3 | BPL. 2 | BPL. 1 | BPL. 0 |  |

BPL.7-0 Breakpoint Low Address. The low 8 bits of the 16 bit breakpoint address.
bits 7-0
Breakpoint High Address (BPH) Address for BP Register Selected in MCON (95 ${ }_{\mathrm{H}}$ )

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $\mathrm{AB}_{\mathrm{H}}$ | BPH. 7 | BPH. 6 | BPH. 5 | BPH. 4 | BPH. 3 | BPH .2 | BPH .1 | BPH .0 |  |

BPH.7-0 Breakpoint High Address. The high 8 bits of the 16 bit breakpoint address.
bits 7-0

Port 0 Data Direction Low Register (PODDRL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} \mathrm{AC}_{\mathrm{H}}$ | P 03 H | P 03 L | P 02 H | P 02 L | P 01 H | P 01 L | P 00 H | P 00 L | $00_{\mathrm{H}}$ |

## P0. 3 Port 0 bit 3 control.

bits 7-6

| P03H | P03L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051(Pull-Up) |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P0.2 Port 0 bit 2 control.
bits 5-4

| P02H | P02L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051(Pull-Up) |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P0.1 Port 0 bit 1 control.
bits 3-2

| P01H | P01L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051(Pull-Up) |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P0.0

$$
\text { Port } 0 \text { bit } 0 \text { control. }
$$

bits 1-0

| POOH | POOL |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051(Pull-Up) |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

NOTE: Port 0 also controlled by $\overline{E A}$ and Memory Access Control HCR1.1.
Port 0 Data Direction High Register (PODDRH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} \mathrm{AD}_{\mathrm{H}}$ | P 07 H | P 07 L | P 06 H | P 06 L | P 05 H | P 05 L | P 04 H | P 04 L |  |

P0.7 Port 0 bit 7 control.
bits 7-6

| P07H | P07L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051(Pull-Up) |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P0.6 Port 0 bit 6 control.
bits 5-4

| P06H | P06L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051(Pull-Up) |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P0.5 Port 0 bit 5 control.
bits 3-2

| P05H | P05L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051(Pull-Up) |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P0.4 Port 0 bit 4 control.
bits 1-0

| P04H | P04L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051(Pull-Up) |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

Port 1 Data Direction Low Register (P1DDRL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} \mathrm{AE}_{\mathrm{H}}$ | P 13 H | P 13 L | P 12 H | P 12 L | P 11 H | P 11 L | P 10 H | P 10 L | $0 \mathrm{H}_{\mathrm{H}}$ |

P1.3 Port 1 bit 3 control.
bits 7-6

| $\mathbf{P 1 3 H}$ | P13L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P1.2 Port 1 bit 2 control.
bits 5-4

| P12H | P12L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P1.1 Port 1 bit 1 control.
bits 3-2

| P11H | P11L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P1.0 Port 1 bit 0 control.
bits 1-0

| P10H | P10L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

Port 1 Data Direction High Register (P1DDRH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR AF $_{\mathrm{H}}$ | P 17 H | P 17 L | P 16 H | P 16 L | P 15 H | P 15 L | P 14 H | P 14 L |  |

## P1.7

Port 1 bit 7 control.
bits 7-6

| P17H | P17L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P1.6 Port 1 bit 6 control.
bits 5-4

| P16H | P16L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P1.5 Port 1 bit 5 control.
bits 3-2

| P15H | P15L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P1.4 Port 1 bit 4 control.
bits 1-0

| $\mathbf{P 1 4 H}$ | P14L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

Port 3 (P3)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} \mathrm{BO}_{\mathrm{H}}$ | P 3.7 | P 3.6 | P 3.5 | P 3.4 | P 3.3 | P 3.2 | P 3.1 | P 3.0 |  |
|  | $\overline{\mathrm{RD}}$ | WR | T 1 | T 0 | $\overline{\mathrm{INT} 1}$ | $\overline{\mathrm{INTO}}$ | $\mathrm{TXD} F_{\mathrm{H}}$ | $\mathrm{RXD0}$ |  |

P3.7-0 General-Purpose I/O Port 3. This register functions as a general-purpose I/O port. In addition, all the pins have bits 7-0 an alternative function listed below. Each of the functions is controlled by several other SFRs. The associated Port 3 latch bit must contain a logic ' 1 ' before the pin can be used in its alternate function capacity.
$\overline{\text { RD }} \quad$ External Data Memory Read Strobe. This pin provides an active low read strobe to an external memory device. bit $7 \quad$ If Port 0 or Port 2 is selected for external memory in the HCR1 register, this function will be enabled even if a 1 is not written to this latch bit. When external memory is selected, the settings of P3DRRH are ignored.
$\overline{W R} \quad$ External Data Memory Write Strobe. This pin provides an active low write strobe to an external memory bit 6 device. If Port 0 or Port 2 is selected for external memory in the HCR1 register, this function will be enabled even if a 1 is not written to this latch bit. When external memory is selected, the settings of P3DRRH are ignored.

T1 Timer/Counter 1 External Input. A 1 to 0 transition on this pin will increment Timer 1.
bit 5
T0 Timer/Counter 0 External Input. A 1 to 0 transition on this pin will increment Timer 0.
bit 4
$\overline{\text { INT1 }}$ External Interrupt 1. A falling edge/low level on this pin will cause an external interrupt 1 if enabled.
bit 3
$\overline{\text { INTO }} \quad$ External Interrupt 0 . A falling edge/low level on this pin will cause an external interrupt 0 if enabled.
bit 2
TXDO Serial Port 0 Transmit. This pin transmits the serial Port 0 data in serial port modes 1, 2, 3, and emits the bit $1 \quad$ synchronizing clock in serial port mode 0.

RXDO Serial Port 0 Receive. This pin receives the serial Port 0 data in serial port modes 1, 2, 3, and is a bidirectional bit $0 \quad$ data transfer pin in serial port mode 0.
Port 2 Data Direction Low Register (P2DDRL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR B1 $_{\mathrm{H}}$ | P 23 H | P 23 L | P 22 H | P 22 L | P 21 H | P 21 L | P 20 H | P 20 L |  |

## P2.3 Port 2 bit 3 control.

bits 7-6

| P23H | P23L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

## P2.2 Port 2 bit 2 control.

bits 5-4

| P22H | P22L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

## P2.1

Port 2 bit 1 control.
bits 3-2

| P21H | P21L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P2.0
Port 2 bit 0 control.
bits 1-0

| P20H | P20L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

NOTE: Port 2 also controlled by EA and Memory Access Control HCR1.1.

Port 2 Data Direction High Register (P2DDRH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} \mathrm{B2}_{\mathrm{H}}$ | P 27 H | P 27 L | P 26 H | P 26 L | P 25 H | P 25 L | P 24 H | P 24 L |  |

P2.7 Port 2 bit 7 control.
bits 7-6

| P27H | P27L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P2.6 Port 2 bit 6 control.
bits 5-4

| P26H | P26L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P2.5 Port 2 bit 5 control.
bits 3-2

| P25H | P25L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P2.4 Port 2 bit 4 control.
bits 1-0

| P24H | P24L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

NOTE: Port 2 also controlled by $\overline{E A}$ and Memory Access Control HCR1.1.
Port 3 Data Direction Low Register (P3DDRL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} \mathrm{B3}_{\mathrm{H}}$ | P 33 H | P 33 L | P 32 H | P 32 L | P 31 H | P 31 L | P 30 H | P 30 L | $00_{\mathrm{H}}$ |

P3.3 Port 3 bit 3 control.
bits 7-6

| P33H | P33L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P3.2 Port 3 bit 2 control.
bits 5-4

| P32H | P32L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P3.1 Port 3 bit 1 control.
bits 3-2

| P31H | P31L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P3.0
Port 3 bit 0 control.
bits 1-0

| P30H | P30L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

Port 3 Data Direction High Register (P3DDRH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR B4 $_{H}$ | P37H | P37L | P36H | P36L | P35H | P35L | P34H | P34L | $00_{H}$ |

P3.7 Port 3 bit 7 control.
bits 7-6

| P37H | P37L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

NOTE: Port 3.7 also controlled by $\overline{E A}$ and Memory Access Control HCR1.1.
P3.6

$$
\text { Port } 3 \text { bit } 6 \text { control. }
$$

bits 5-4

| P36H | P36L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

NOTE: Port 3.6 also controlled by $\overline{E A}$ and Memory Access Control HCR1.1.
P3.5 Port 3 bit 5 control.
bits 3-2

| P35H | P35L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P3.4
bits 1-0

| P34H | P34L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

## DAC Low Byte (DACL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| SFR $\mathrm{B5}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

DACL7-0 Least Significant Bit Register for DAC0-3 and DAC Control (0 and 2).
bits 7-0
DAC High Byte (DACH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR $\mathrm{B6}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

DACH7-0 Most Significant Byte Register for DAC0-3 and DAC Control (1 and 3).
bits 7-0
DAC Select Register (DACSEL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR B7 $_{\mathrm{H}}$ | DSEL7 | DSEL6 | DSEL5 | DSEL4 | DSEL3 | DSEL2 | DSEL1 | DSEL0 | $00_{H}$ |

DSEL7-0 DAC and DAC Control Select. The DACSEL register selects which DAC output register or which DAC control bits 7-0 register is accessed by the DACL and DACH registers.

| DACSEL (B7 ${ }_{H}$ ) | DACH (B6H) | DACL (B5H) | RESET VALUE |
| :---: | :---: | :---: | :---: |
| $00_{\mathrm{H}}$ | DAC0 (high) | DAC0 (low) | $0000_{\mathrm{H}}$ |
| $01_{\mathrm{H}}$ | DAC1 (high) | DAC1 (low) | $0000_{\mathrm{H}}$ |
| $02_{\mathrm{H}}$ | DAC2 (high) | DAC2 (low) | $0000_{\mathrm{H}}$ |
| $03_{\mathrm{H}}$ | DAC3 (high) | DAC3 (low) | $0000_{\mathrm{H}}$ |
| $04_{\mathrm{H}}$ | DACCON1 | DACCON0 | $6363_{\mathrm{H}}$ |
| $05_{\mathrm{H}}$ | DACCON3 | DACCON2 | $0303_{\mathrm{H}}$ |
| $06_{\mathrm{H}}$ | - | LOADCON | $--00_{\mathrm{H}}$ |
| $07_{\mathrm{H}}$ | - | - | - |

DACO Control Register (DACCONO)

| DACSEL $=04_{\mathrm{H}}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR B5 ${ }_{\text {H }}$ | CORO | EODO | IDACODIS | 0 | 0 | SELREF0 | DOM0_1 | DOM0_0 | $63_{\mathrm{H}}$ |

## CORO Current Over Range on DACO

bit $7 \quad$ Write: $0=$ Clear to release from high-impedance state back to normal mode unless an over-range exists.

$$
1 \text { = NOP }
$$

Read: $0=$ No current over range for DACO.
$1=$ COR0 signal after 3 ms filter $(E O D 0=1)$ or raw signal $(E O D O=0)$.
EODO Enable Over-Current Detection
bit $6 \quad 0=$ Disable over-current detection.
1 = Enable over-current detection (default).
IDACODIS IDACO Disable (for DOMO = 00)
bit $5 \quad 0=$ IDAC on mode for DAC0.
1 = IDAC off mode for DAC0 (default).
Not Used
bits 4-3
SELREFO Select the Reference Voltage for DACO Voltage Reference.
bit $20=\mathrm{DACO} \mathrm{V}_{\mathrm{REF}}=A \mathrm{~V}_{\mathrm{DD}}$ (default).
$1=$ DACO $\mathrm{V}_{\text {REF }}=$ internal $\mathrm{V}_{\text {REF }}$.
DOMO_1-0 DAC Output Mode DAC0.
bits 1-0

| DOM0 | OUTPUT MODE FOR DAC0 |
| :---: | :--- |
| 00 | Normal VDAC output, IDAC controlled by IDACODIS bit. |
| 01 | Power-Down mode-VDAC output off $1 \mathrm{k} \Omega$ to AGND, IDAC off. |
| 10 | Power-Down mode-VDAC output off $100 \mathrm{k} \Omega$ to AGND, IDAC off. |
| 11 | Power-Down mode-VDAC output off high impedance, IDAC off (default). |

DAC1 Control Register (DACCON1)

| DACSEL $=\mathbf{0 4}_{\mathbf{H}}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR B6 | H | COR1 | EOD1 | IDAC1DIS | 0 | 0 | SELREF1 | DOM1_1 | DOM1_0 |

## COR1 Current Over Range on DAC1

bit $7 \quad$ Write: $0=$ Clear to release from high-impedance state back to normal mode unless an over-range exists.

$$
1=\mathrm{NOP}
$$

Read: $0=$ No current over range for DAC1.
$1=$ COR1 signal after 3 ms filter $(E O D 1=1)$ or raw signal $(E O D 1=0)$.
EOD1 Enable Over-Current Detection
bit $6 \quad 0=$ Disable over-current detection.
1 = Enable over-current detection (default).
IDAC1DIS IDAC1 Disable (for DOM1 = 00)
bit $5 \quad 0=$ IDAC on mode for DAC1.
1 = IDAC off mode for DAC1 (default).
Not Used
bits 4-3
SELREF1 Select the Reference Voltage for DAC1 Voltage Reference.
bit $20=\mathrm{DAC1} \mathrm{~V}_{\mathrm{REF}}=A \mathrm{~V}_{\mathrm{DD}}$ (default).
$1=\mathrm{DAC1} \mathrm{~V}_{\text {REF }}=$ internal $\mathrm{V}_{\text {REF }}$.
DOM1_1-0 DAC Output Mode DAC0.
bits 1-0

| DOM1 | OUTPUT MODE FOR DAC1 |
| :---: | :--- |
| 00 | Normal VDAC output, IDAC controlled by IDAC1DIS bit. |
| 01 | Power-Down mode—VDAC output off $1 \mathrm{k} \Omega$ to AGND, IDAC off. |
| 10 | Power-Down mode—VDAC output off $100 \mathrm{k} \Omega$ to AGND, IDAC off. |
| 11 | Power-Down mode-VDAC output off high impedance, IDAC off (default). |

DAC2 Control Register (DACCON2)

| DACSEL $=\mathbf{0 5}_{\boldsymbol{H}}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| SFR B5 $_{\mathrm{H}}$ | 0 | 0 | 0 | 0 | 0 | SELREF2 | DOM2_1 | DOM $2 \_0$ | $03_{H}$ |

## SELREF2 Select the Reference Voltage for DAC2 Voltage Reference.

bit $20=D A C 2 V_{\text {REF }}=A V_{D D}$ (default).
1 = DAC2 $\mathrm{V}_{\text {REF }}=$ internal $\mathrm{V}_{\text {REF }}$.
DOM2_1-0 DAC Output Mode DAC2.
bits 1-0

| DOM2 | OUTPUT MODE FOR DAC2 |
| :---: | :--- |
| 00 | Normal VDAC output. |
| 01 | Power-Down mode-VDAC output off $1 \mathrm{k} \Omega$ to AGND, IDAC off. |
| 10 | Power-Down mode-VDAC output off $100 \mathrm{k} \Omega$ to AGND, IDAC off. |
| 11 | Power-Down mode-VDAC output off high impedance, IDAC off (default). |

## DAC3 Control Register (DACCON3)

| DACSEL $=05_{\mathrm{H}}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR B6 ${ }_{\text {H }}$ | 0 | 0 | 0 | 0 | 0 | SELREF3 | DOM3_1 | DOM3_0 | $03_{\mathrm{H}}$ |

SELREF3 Select the Reference Voltage for DAC3 Voltage Reference.
bit $20=\mathrm{DAC2} \mathrm{~V}_{\text {REF }}=A V_{D D}$ (default).
1 = DAC2 $\mathrm{V}_{\text {REF }}=$ internal $\mathrm{V}_{\text {REF }}$.
DOM3_1-0 DAC Output Mode DAC3.
bits 1-0

| DOM2 | OUTPUT MODE FOR DAC2 |
| :---: | :--- |
| 00 | Normal VDAC output. |
| 01 | Power-Down mode-VDAC output off $1 \mathrm{k} \Omega$ to AGND, IDAC off. |
| 10 | Power-Down mode-VDAC output off $100 \mathrm{k} \Omega$ to AGND, IDAC off. |
| 11 | Power-Down mode-VDAC output off high impedance, IDAC off (default). |

DAC Load Control Register (LOADCON)

| DACSEL $=\mathbf{0 6}_{\mathbf{H}}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR B5 $_{\mathrm{H}}$ | D3LOAD1 | D3LOAD0 | D2LOAD1 | D2LOAD0 | D1LOAD1 | D1LOAD0 | D0LOAD1 | D0LOAD0 |  |

## D3LOAD1-0 DAC Load Options.

bit 7-6
D2LOAD1-0 bit 5-4

D1LOAD1-0
bit 3-2

| DxLOAD | OUTPUT MODE FOR DACx |
| :---: | :--- |
| 00 | Direct load: write to DACxL directly loads the DAC buffer and the DAC output (write to DACxH does not load DAC output). |
| 01 | Delay load: the values last written to DACxL/DACxH will be transferred to the DAC output on the next MSEC timer tick. |
| 10 | Delay load: the values last written to DACxL/DACxH will be transferred to the DAC output on the next HMSEC timer tick. |
| 11 | Sync load: the values contained in the DACxL/DACxH registers will be transferred to the DAC output immediately after |
| $11_{\mathrm{B}}$ is written to this register. |  |

DOLOAD1-0
bit 1-0

Interrupt Priority (IP)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR B8 | H | 1 | PS1 | PT2 | PS0 | PT1 | PX1 | PT0 | PX0 |

PS1 Serial Port 1 Interrupt. This bit controls the priority of the serial Port 1 interrupt.
bit $6 \quad 0=$ Serial Port 1 priority is determined by the natural priority order.
1 = Serial Port 1 is a high priority interrupt.
PT2 Timer 2 Interrupt. This bit controls the priority of the Timer 2 interrupt.
bit $5 \quad 0=$ Timer 2 priority is determined by the natural priority order.
$1=$ Timer 2 priority is a high priority interrupt.
PSO Serial Port 0 Interrupt. This bit controls the priority of the serial Port 0 interrupt.
bit $4 \quad 0=$ Serial Port 0 priority is determined by the natural priority order.
$1=$ Serial Port 0 is a high priority interrupt.
PT1 Timer 1 Interrupt. This bit controls the priority of the Timer 1 interrupt.
bit $3 \quad 0=$ Timer 1 priority is determined by the natural priority order.
$1=$ Timer 1 priority is a high priority interrupt.
PX1 External Interrupt 1. This bit controls the priority of external interrupt 1.
bit $20=$ External interrupt 1 priority is determined by the natural priority order.
1 = External interrupt 1 is a high priority interrupt.
PTO Timer 0 Interrupt. This bit controls the priority of the Timer 0 interrupt.
bit $1 \quad 0=$ Timer 0 priority is determined by the natural priority order.
$1=$ Timer 0 priority is a high priority interrupt.
PXO External Interrupt 0 . This bit controls the priority of external interrupt 0.
bit $0 \quad 0=$ External interrupt 0 priority is determined by the natural priority order.
$1=$ External interrupt 0 is a high priority interrupt.
Serial Port 1 Control (SCON1)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR C0 ${ }_{\text {H }}$ | SM0_1 | SM1_1 | SM2_1 | REN_1 | TB8_1 | RB8_1 | TI_1 | RI_1 | $00_{H}$ |

SM0-2 Serial Port 1 Mode. These bits control the mode of serial Port 1 . Modes 1, 2, and 3 have 1 start and 1 stop bit bits 7-5 in addition to the 8 or 9 data bits.

| MODE | SM0 | SM1 | SM2 | FUNCTION | LENGTH | PERIOD |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | Synchronous | 8 bits | $12 \mathrm{p}_{\mathrm{CLK}}{ }^{(1)}$ |
| 0 | 0 | 0 | 1 | Synchronous | 8 bits | $4 \mathrm{p}_{\mathrm{CLK}}{ }^{(1)}$ |

REN_1 Receive Enable. This bit enables/disables the serial Port 1 received shift register.
bit $4 \quad 0=$ Serial Port 1 reception disabled.
1 = Serial Port 1 received enabled (modes 1, 2, and 3). Initiate synchronous reception (mode 0).
TB8_1 9th Transmission Bit State. This bit defines the state of the 9th transmission bit in serial Port 1 modes 2 and 3.
bit 3
RB8_1 9th Received Bit State. This bit identifies the state of the 9th reception bit of received data in serial Port 1 modes bit 22 and 3 . In serial port mode 1, when SM2_1 = 0 , RB8_1 is the state of the stop bit. RB8_1 is not used in mode 0.
Tl_1 Transmitter Interrupt Flag. This bit indicates that data in the serial Port 1 buffer has been completely shifted bit 1 out. In serial port mode $0, \mathrm{TI} 1$ is set at the end of the 8th data bit. In all other modes, this bit is set at the end of the last data bit. This bit must be cleared by software to transmit the next byte.

RI_1
Receiver Interrupt Flag. This bit indicates that a byte of data has been received in the serial Port 1 buffer. In bit 0 serial port mode 0, RI_1 is set at the end of the 8th bit. In serial port mode 1, RI_1 is set after the last sample of the incoming stop bit subject to the state of SM2_1. In modes 2 and 3, RI_1 is set after the last sample of RB8_1. This bit must be cleared by software to receive the next byte.

## Serial Data Buffer 1 (SBUF1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR C1 $_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |

SBUF1.7-0 Serial Data Buffer 1. Data for serial Port 1 is read from or written to this location. The serial transmit and receive bits 7-0 buffers are separate registers, but both are addressed at this location.

## Enable Wake Up (EWU) Waking Up from IDLE Mode

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${\text { SFR } \mathrm{Cb}_{\mathrm{H}}}$ | - | - | - | - | - | EWUWDT | EWUEX1 | EWUEX0 | $00_{H}$ |

Auxialiary interrupts will wake up from IDLE. They are enabled with EAI (EICON.5).
EWUWDT Enable Wake Up Watchdog Timer. Wake using watchdog timer interrupt.
bit $2 \quad 0=$ Don't wake up on watchdog timer interrupt.
$1=$ Wake up on watchdog timer interrupt.
EWUEX1 Enable Wake Up External 1. Wake using external interrupt source 1.
bit $1 \quad 0=$ Don't wake up on external interrupt source 1.
$1=$ Wake up on external interrupt source 1.
EWUEXO Enable Wake Up External 0. Wake using external interrupt source 0 .
bit $0 \quad 0=$ Don't wake up on external interrupt source 0 .
$1=$ Wake up on external interrupt source 0 .

System Clock Divider Register (SYSCLK)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4 0}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR C7 $_{\mathrm{H}}$ | 0 | 0 | DIVMOD1 | DIVMOD0 | 0 | DIV2 | DIV1 | DIV0 | $00_{H}$ |

## DIVMOD1-0 Clock Divide Mode

bits 5-4 Write:

| DIVMOD | DIVIDE MODE |
| :---: | :--- |
| 00 | Normal mode (default, no divide) |
| 01 | Immediate mode: start divide immediately, return to Normal mode on IDLE wakeup condition.. |
| 10 | Delay mode: same as Immediate mode, except that the mode changes with the millisecond interrupt (MSINT). If MSINT is <br> enabled, the divide will start on the next MSINT and return to normal mode on the following MSINT. If MSINT is not <br> enabled, the divide will start on the next MSINT condition (even if masked) but will not leave the divide mode until the <br> MSINT counter overflows, which follows a wakeup condition. |
| 11 | Reserved |

Read:

| DIVMOD | DIVISION MODE STATUS |
| :---: | :--- |
| 00 | No divide |
| 01 | Divider is in Immediate mode |
| 10 | Divider is in Delay mode |
| 11 | Reserved |

DIV2-0
bit 2-0

## Divide Mode

| DIV | DIVISOR |
| :--- | :--- |
| 000 | Divide by 2 (default) |
| 001 | Divide by 4 |
| 010 | Divide by 8 |
| 011 | Divide by 16 |
| 100 | Divide by 32 |
| 101 | Divide by 1024 |
| 110 | Divide by 2048 |
| 111 | Divide by 4096 |

## NOTE:

Do not clear the DIVMOD register to exit Immediate or Delay modes. Exit these modes only through the appropriate interrupt (the interrupt can be either normally generated or software generated).

Timer 2 Control (T2CON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR C8 $_{\text {H }}$ | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/T2 | CP/RL2 | $00_{H}$ |

TF2 Timer 2 Overflow Flag. This flag will be set when Timer 2 overflows from FFFF $H_{H}$. It must be cleared by software. bit 7 TF2 will only be set if RCLK and TCLK are both cleared to 0 . Writing a 1 to TF2 forces a Timer 2 interrupt if enabled.
EXF2 Timer 2 External Flag. A negative transition on the T2EX pin (P1.1) will cause this flag to be set based on bit 6 the EXEN2 (T2CON.3) bit. If set by a negative transition, this flag must be cleared to 0 by software. Setting this bit in software will force a timer interrupt if enabled.
RCLK Receive Clock Flag. This bit determines the serial Port 0 timebase when receiving data in serial modes 1 or 3. bit 5 $0=$ Timer 1 overflow is used to determine receiver baud rate for UARTO. 1 = Timer 2 overflow is used to determine receiver baud rate for UARTO.
Setting this bit will force Timer 2 into baud rate generation mode. The timer will operate from a divide by 2 of the external clock.

TCLK Transmit Clock Flag. This bit determines the serial Port 0 timerbase when transmitting data in serial modes 1 or 3.
bit $4 \quad 0=$ Timer 1 overflow is used to determine transmitter baud rate for UARTO.
$1=$ Timer 2 overflow is used to determine transmitter baud rate for UARTO.
Setting this bit will force Timer 2 into baud rate generation mode. The timer will operate from a divide by 2 of the external clock.

EXEN2 Timer 2 External Enable. This bit enables the capture/reload function on the T2EX pin if Timer 2 is not bit 3 generating baud rates for the serial port.
$0=$ Timer 2 will ignore all external events at T2EX.
$1=$ Timer 2 will capture or reload a value if a negative transition is detected on the T2EX pin.
TR2 Timer 1 Run Control. This bit enables/disables the operation of Timer 2. Halting this timer will preserve the bit 2 current count in TH2, TL2.
$0=$ Timer 2 is halted.
$1=$ Timer 2 is enabled.
C/T2 Counter/Timer Select. This bit determines whether Timer 2 will function as a timer or counter. Independent of bit 1 this bit, Timer 2 runs at 2 clocks per tick when used in baud rate generator mode. $0=$ Timer 2 functions as a timer. The speed of Timer 2 is determined by the T2M bit (CKCON.5). $1=$ Timer 2 will count negative transitions on the T2 pin (P1.0).
$\mathbf{C P} / \overline{\mathbf{R L 2}} \quad$ Capture/Reload Select. This bit determines whether the capture or reload function will be used for Timer 2. If bit 0 either RCLK or TCLK is set, this bit will not function and the timer will function in an auto-reload mode following each overflow.
$0=$ Auto-reloads will occur when Timer 2 overflows or a falling edge is detected on T2EX if EXEN2 $=1$.
$1=$ Timer 2 captures will occur when a falling edge is detected on T2EX if EXEN2 $=1$.
Timer 2 Capture LSB (RCAP2L)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR CA $_{H}$ |  |  |  |  |  |  |  |  | $00_{H}$ |

RCAP2L Timer 2 Capture LSB. This register is used to capture the TL2 value when Timer 2 is configured in capture bits 7-0 mode. RCAP2L is also used as the LSB of a 16 -bit reload value when Timer 2 is configured in auto-reload mode.

Timer 2 Capture MSB (RCAP2H)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{SFR} \mathrm{CB}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

RCAP2H
bits 7-0

Timer 2 Capture MSB. This register is used to capture the TH2 value when Timer 2 is configured in capture mode. RCAP2H is also used as the MSB of a 16-bit reload value when Timer 2 is configured in auto-reload mode.

Timer 2 LSB (TL2)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| SFR CC $_{H}$ |  |  |  |  |  |  |  |  |  |

TL2 Timer 2 LSB. This register contains the least significant byte of Timer 2.
bits 7-0
Timer 2 MSB (TH2)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} \mathrm{CD}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |

TH2
Timer 2 MSB. This register contains the most significant byte of Timer 2.
bits 7-0
Program Status Word (PSW)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} \mathrm{DO}_{\mathrm{H}}$ | CY | AC | F 0 | RS 1 | RS 0 | OV | F 1 | P | $00_{\mathrm{H}}$ |

CY Carry Flag. This bit is set when the last arithmetic operation resulted in a carry (during addition) or a borrow bit 7 (during subtraction). Otherwise it is cleared to 0 by all arithmetic operations.

AC Auxiliary Carry Flag. This bit is set to 1 if the last arithmetic operation resulted in a carry into (during addition), bit 6 or a borrow (during substraction) from the high order nibble. Otherwise it is cleared to 0 by all arithmetic operations.
F0 User Flag 0. This is a bit-adressable, general-purpose flag for software control.
bit 5

RS1, RS0 bits 4-3

Register Bank Select 1-0. These bits select which register bank is addressed during register accesses.

| RS1 | RS0 | REGISTER BANK | ADDRESS |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | $00_{\mathrm{H}}-07_{\mathrm{H}}$ |
| 0 | 1 | 1 | $08_{\mathrm{H}^{-}-0 \mathrm{~F}_{\mathrm{H}}}$ |
| 1 | 0 | 2 | $10_{\mathrm{H}}-17_{\mathrm{H}}$ |
| 1 | 1 | 3 | $18_{\mathrm{H}}-1 \mathrm{~F}_{\mathrm{H}}$ |

OV Overflow Flag. This bit is set to 1 if the last arithmetic operation resulted in a carry (addition), borrow bit 2 (subtraction), or overflow (multiply or divide). Otherwise it is cleared to 0 by all arithmetic operations.

F1 User Flag 1. This is a bit-addressable, general-purpose flag for software control.
bit 1
$\mathbf{P} \quad$ Parity Flag. This bit is set to 1 if the modulo-2 sum of the 8 bits of the accumulator is 1 (odd parity); and bit $0 \quad$ cleared to 0 on even parity.

## ADC Offset Calibration Register Low Byte (OCL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR D1 ${ }_{H}$ |  |  |  |  |  |  |  |  |  |

OCL ADC Offset Calibration Register Low Byte. This is the low byte of the 24-bit word that contains the bits 7-0 ADC offset calibration. A value which is written to this location will set the ADC offset calibration value.

ADC Offset Calibration Register Middle Byte (OCM)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR D2 $_{H}$ |  |  |  |  |  |  |  |  |  |

OCM ADC Offset Calibration Register Middle Byte. This is the middle byte of the 24-bit word that contains the ADC bits 7-0 offset calibration. A value which is written to this location will set the ADC offset calibration value.

## ADC Offset Calibration Register High Byte (OCH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR D3 $_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

OCH ADC Offset Calibration Register High Byte. This is the high byte of the 24 -bit word that contains the bits 7-0 ADC offset calibration. A value which is written to this location will set the ADC offset calibration value.

## ADC Gain Calibration Register Low Byte (GCL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| SFR D4 $_{H}$ |  |  |  |  |  |  |  |  |  |

GCL ADC Gain Calibration Register Low Byte. This is the low byte of the 24 -bit word that contains the ADC
bits 7-0 gain calibration. A value which is written to this location will set the ADC gain calibration value.

## ADC Gain Calibration Register Middle Byte (GCM)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR D5 $_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

GCM ADC Gain Calibration Register Middle Byte. This is the middle byte of the 24 -bit word that contains bits 7-0 the ADC gain calibration. A value which is written to this location will set the ADC gain calibration value.

## ADC Gain Calibration Register High Byte (GCH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| SFR $6_{H}$ |  |  |  |  |  |  |  |  | $5 F_{H}$ |

GCH ADC Gain Calibration Register High Byte. This is the high byte of the 24 -bit word that contains the bits 7-0 ADC gain calibration. A value which is written to this location will set the ADC gain calibration value.

ADC Multiplexer Register (ADMUX)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR D7 ${ }_{H}$ | INP3 | INP2 | INP1 | INP0 | INN3 | INN2 | INN1 | INN0 | $01_{H}$ |

INP3-0
Input Multiplexer Positive Channel. This selects the positive signal input.
bits 7-4

| INP3 | INP2 | INP1 | INP0 | POSITIVE INPUT |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | AIN0 (default) |
| 0 | 0 | 0 | 1 | AIN1 |
| 0 | 0 | 1 | 0 | AIN2 |
| 0 | 0 | 1 | 1 | AIN3 |
| 0 | 1 | 0 | 0 | AIN4 |
| 0 | 1 | 0 | 1 | AIN5 |
| 0 | 1 | 1 | 0 | AIN6 |
| 0 | 1 | 1 | 1 | AIN7 |
| 1 | 0 | 0 | 0 | AINCOM |
| 1 | 1 | 1 | 1 | Temperature Sensor (Requires ADMUX $=\mathrm{FF}_{\mathrm{H}}$ ) |

INN3-0
Input Multiplexer Negative Channel. This selects the negative signal input.
bits 3-0

| INN3 | INN2 | INN1 | INN0 | NEGATIVE INPUT |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | AIN0 |
| 0 | 0 | 0 | 1 | AIN1 (default) |
| 0 | 0 | 1 | 0 | AIN2 |
| 0 | 0 | 1 | 1 | AIN3 |
| 0 | 1 | 0 | 0 | AIN4 |
| 0 | 1 | 0 | 1 | AIN5 |
| 0 | 1 | 1 | 0 | AIN6 |
| 0 | 1 | 1 | 1 | AIN7 |
| 1 | 0 | 0 | 0 | AINCOM |
| 1 | 1 | 1 | 1 | Temperature Sensor (Requires ADMUX $=\mathrm{FF}_{\mathrm{H}}$ ) |

Enable Interrupt Control (EICON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR D8 $_{\mathrm{H}}$ | SMOD1 | 1 | EAI | AI | WDTI | 0 | 0 | 0 | $40_{\mathrm{H}}$ |

SMOD1 Serial Port 1 Mode. When this bit is set the serial baud rate for Port 1 will be doubled.
bit $7 \quad 0=$ Standard baud rate for Port 1 (default).
1 = Double baud rate for Port 1 .
EAI Enable Auxiliary Interrupt. The Auxiliary Interrupt accesses nine different interrupts which are masked and bit 5 identified by SFR registers PAI (SFR A5 ${ }_{H}$ ), AIE (SFR A6 ${ }_{H}$ ), and AISTAT (SFR A7 ${ }_{H}$ ).
$0=$ Auxiliary Interrupt disabled (default).
1 = Auxiliary Interrupt enabled.

AI Auxiliary Interrupt Flag. Al must be cleared by software before exiting the interrupt service routine, bit 4 after the source of the interrupt is cleared. Otherwise, the interrupt occurs again. Setting Al in software generates an Auxiliary Interrupt, if enabled.
$0=$ No Auxiliary Interrupt detected (default).
1 = Auxiliary Interrupt detected.
WDTI Watchdog Timer Interrupt Flag. WDTI must be cleared by software before exiting the interrupt service routine. bit 3 Otherwise, the interrupt occurs again. Setting WDTI in software generates a watchdog time interrupt, if enabled. The Watchdog timer can generate an interrupt or reset. The interrupt is available only if the reset action is disabled in HCRO.
$0=$ No Watchdog Timer Interrupt Detected (default).
1 = Watchdog Timer Interrupt Detected.
ADC Results Register Low Byte (ADRESL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR D9 $_{\mathrm{H}}$ |  |  |  |  |  |  |  | Reset Value |

ADRESL The ADC Results Low Byte. This is the low byte of the 24 -bit word that contains the ADC bits 7-0 Converter Results. Reading from this register clears the ADC interrupt.

ADC Results Register Middle Byte (ADRESM)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${\text { SFR } \mathrm{DA}_{\mathrm{H}}}$ |  |  |  |  |  |  |  |  |  |

ADRESM The ADC Results Middle Byte. This is the middle byte of the 24 -bit word that contains the ADC bits 7-0 Converter Results.

## ADC Results Register High Byte (ADRESH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${\text { SFR } \mathrm{DB}_{\mathrm{H}}}$ |  |  |  |  |  |  |  | $00_{H}$ |  |

[^0]ADC Control Register 0 (ADCONO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR DC $_{H}$ | - | BOD | EVREF | VREFH | EBUF | PGA2 | PGA1 | PGAO | $30_{H}$ |

BOD Burnout Detect. When enabled this connects a positive current source to the positive channel and a negative bit 6 current source to the negative channel. If the channel is open circuit then the ADC results will be full-scale. $0=$ Burnout Current Sources Off (default).
1 = Burnout Current Sources On.
EVREF Enable Internal Voltage Reference. If the internal voltage reference is not used, it should be turned off to save bit 5 power and reduce noise.
$0=$ Internal Voltage Reference Off.
1 = Internal Voltage Reference On (default).
VREFH Voltage Reference High Select. The internal voltage reference can be selected to be 2.5 V or 1.25 V .
bit $4 \quad 0=$ REFOUT/REF IN+ is 1.25 V .
1 = REFOUT/REF IN+ is 2.5 V (default).
EBUF Enable Buffer. Enable the input buffer to provide higher input impedance but limits the input voltage range and bit 3 dissipates more power.
$0=$ Buffer disabled (default).
1 = Buffer enabled.
PGA2-0 Programmable Gain Amplifier. Sets the gain for the PGA from 1 to 128.
bits 2-0

| PGA2 | PGA1 | PGA0 | GAIN |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 (default) |
| 0 | 0 | 1 | 2 |
| 0 | 1 | 0 | 4 |
| 0 | 1 | 1 | 8 |
| 1 | 0 | 0 | 16 |
| 1 | 0 | 1 | 32 |
| 1 | 1 | 0 | 64 |
| 1 | 1 | 1 | 128 |

ADC Control Register 1 (ADCON1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} \mathrm{DD}_{\mathrm{H}}$ | - | POL | SM 1 | SM 0 | - | CAL 2 | CAL 1 | $\mathrm{CALO}^{2}$ | $\mathrm{x}^{2} 0000000_{\mathrm{B}}$ |

POL Polarity. Polarity of the ADC result and Summation register.
bit $6 \quad 0=$ Bipolar.
1 = Unipolar.

| POL | ANALOG INPUT | DIGITAL OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{0}$ | +FSR | $0 \times 7$ FFFFF |
|  | ZERO | $0 \times 000000$ |
|  | -FSR | $0 \times 800000$ |
|  | +FSR | $0 \times F F F F F F$ |
|  | ZERO | $0 \times 000000$ |
|  | -FSR | $0 \times 000000$ |

SM1-0 Settling Mode. Selects the type of filter or auto select which defines the digital filter settling characteristics.
bits 5-4

| SM1 | SM0 | SETTLING MODE |
| :---: | :---: | :--- |
| 0 | 0 | Auto |
| 0 | 1 | Fast Settling Filter |
| 1 | 0 | Sinc $^{2}$ Filter |
| 1 | 1 | Sinc $^{3}$ Filter |


| CAL2 | CAL1 | CALO | CALIBRATION MODE |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | No Calibration (default) |
| 0 | 0 | 1 | Self Calibration, Offset and Gain |
| 0 | 1 | 0 | Self Calibration, Offset Only |
| 0 | 1 | 1 | Self Calibration, Gain Only |
| 1 | 0 | 0 | System Calibration, Offset Only |
| 1 | 0 | 1 | System Calibration, Gain Only |
| 1 | 1 | 0 | Reserved |
| 1 | 1 | 1 | Reserved |

Read Value- $000_{B}$.

## ADC Control Register 2 (ADCON2)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR DE $_{H}$ | DR7 | DR6 | DR5 | DR4 | DR3 | DR2 | DR1 | DR0 |  |

## DR7-0 Decimation Ratio LSB.

bits 7-0
ADC Control Register 3 (ADCON3)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR DF $_{H}$ | - | - | - | - | - | DR10 | DR9 | DR8 | $06_{H}$ |

DR10-8 Decimation Ratio Most Significant 3 Bits. The output data rate $=($ ACLK +1$) / 64 /$ Decimation Ratio.
bits 2-0

## Accumulator (A or ACC)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $E 0_{H}$ | ACC. 7 | ACC. 6 | ACC. 5 | ACC. 4 | ACC. 3 | ACC. 2 | ACC. 1 | ACC. 0 |  |

ACC.7-0 Accumulator. This register serves as the accumulator for arithmetic and logic operations.
bits 7-0
Summation/Shifter Control (SSCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E1 $_{\mathrm{H}}$ | SSCON1 | SSCON0 | SCNT2 | SCNT1 | SCNT0 | SHF2 | SHF1 | SHF0 | $00_{H}$ |

The Summation register is powered down when the ADC is powered down. If all zeroes are written to this register the 32-bit SUMR3-0 registers will be cleared. The Summation registers will do sign extend if Bipolar is selected in ADCON1.

## SSCON1-0 Summation/Shift Control.

bits 7-6

| SSCON1 | SSCONO | SCNT2 | SCNT1 | SCNT0 | SHF2 | SHF1 | SHF0 | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Clear Summation Register |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | CPU Summation on Write to SUMR0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | CPU Subtraction on Write to SUMR0 |
| 1 | 0 | $x$ | $x$ | $x$ | Note (1) | Note (1) | Note (1) | CPU Shift Only |
| 0 | 1 | Note (1) | Note (1) | Note (1) | $x$ | $x$ | $x$ | ADC Summation Only |
| 1 | 1 | Note (1) | Note (1) | Note (1) | Note (1) | Note (1) | Note (1) | ADC Summation Completes then Shift Completes |

NOTES: (1) Refer to register bit definition.
SCNT2-0 Summation Count. When the summation is complete an interrupt will be generated unless masked. Reading the bits 5-3 SUMR0 register clears the interrupt.

| SCNT2 | SCNT1 | SCNTO | SUMMATION COUNT |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 2 |
| 0 | 0 | 1 | 4 |
| 0 | 1 | 0 | 8 |
| 0 | 1 | 1 | 16 |
| 1 | 0 | 0 | 32 |
| 1 | 0 | 1 | 64 |
| 1 | 1 | 0 | 128 |
| 1 | 1 | 1 | 256 |


| SHF2 | SHF1 | SHF0 | SHIFT | DIVIDE |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 2 |
| 0 | 0 | 1 | 2 | 4 |
| 0 | 1 | 0 | 3 | 8 |
| 0 | 1 | 1 | 4 | 16 |
| 1 | 0 | 0 | 5 | 32 |
| 1 | 0 | 1 | 6 | 64 |
| 1 | 1 | 0 | 7 | 128 |
| 1 | 1 | 1 | 8 | 256 |

Summation Register 0 (SUMRO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| SFR E2 ${ }_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

SUMRO Summation Register 0. This is the least significant byte of the 32 -bit summation register or bits 0 to 7 .
bits 7-0 Write: will cause values in SUMR3-0 to be added to the summation register.
Read: will clear the Summation Count Interrupt.
Summation Register 1 (SUMR1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| SFR E3 $_{\mathrm{H}}$ |  |  |  |  |  |  |  | $0 \mathrm{H}_{\mathrm{H}}$ |  |

SUMR1 Summation Register 1. This is the most significant byte of the lowest 16 bits of the summation register or bits 8-15. bits 7-0

## Summation Register 2 (SUMR2)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| SFR E4 $\mathrm{H}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

SUMR2 Summation Register 2. This is the most significant byte of the lowest 24 bits of the summation register or bits 16-23.
bits 7-0
Summation Register 3 (SUMR3)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E5 $_{\mathrm{H}}$ |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |

SUMR3 Summation Register 3. This is the most significant byte of the 32-bit summation register or bits 24-31.
bits 7-0
Offset DAC Register (ODAC)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| SFR E6 $\mathrm{H}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

ODAC Offset DAC Register. This register will shift the input by up to half of the ADC input range. The least bits 7-0 significant bit is equal to the input voltage range divided by 256. The input range will depend on the setting of the PGA. The ODAC is a signed magnitude register with bit 7 providing the sign of the offset and bits 6-0 providing the magnitude.
bit 7
Offset DAC Sign bit.
0 = Positive
1 = Negative
bit 6-0 Offset $=\frac{V_{\text {REF }}}{2 \cdot P G A} \cdot\left(\frac{\text { ODAC[6:0] }}{127}\right) \cdot(-1)^{\text {bit } 7}$
NOTE: The offset must be used after calibration or the calibration will nullify the effects.

Low Voltage Detect Control (LVDCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E7 ${ }_{H}$ | ALVDIS | ALVD2 | ALVD1 | ALVD0 | DLVDIS | DLVD2 | DLVD1 | DLVD0 | $00_{H}$ |

## ALVDIS Analog Low Voltage Detect Disable.

bit $7 \quad 0=$ Enable Detection of Low Analog Supply Voltage.
1 = Disable Detection of Low Analog Supply Voltage.
ALVD2-0 Analog Voltage Detection Level.
bits 6-4

| ALVD2 | ALVD1 | ALVD0 | VOLTAGE LEVEL |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\mathrm{AV}_{\mathrm{DD}} 2.7 \mathrm{~V}$ (default) |
| 0 | 0 | 1 | $\mathrm{AV}_{\mathrm{DD}} 3.0 \mathrm{~V}$ |
| 0 | 1 | 0 | $\mathrm{AV}_{\mathrm{DD}} 3.3 \mathrm{~V}$ |
| 0 | 1 | 1 | $\mathrm{AV}_{\mathrm{DD}} 4.0 \mathrm{~V}$ |
| 1 | 0 | 0 | $\mathrm{AV}_{\mathrm{DD}} 4.2 \mathrm{~V}$ |
| 1 | 0 | 1 | $\mathrm{AV}_{\mathrm{DD}} 4.5 \mathrm{~V}$ |
| 1 | 1 | 0 | $A V_{D D} 4.7 \mathrm{~V}$ |
| 1 | 1 | 1 | External Voltage AIN7 Compared to 1.2 V |

## DLVDIS Digital Low Voltage Detect Disable.

bit $3 \quad 0=$ Enable Detection of Low Digital Supply Voltage.
1 = Disable Detection of Low Digital Supply Voltage.
DLVD2-0
Digital Voltage Detection Level.
bits 2-0

| DLVD2 | DLVD1 | DLVD0 | VOLTAGE LEVEL |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\mathrm{DV}_{\mathrm{DD}} 2.7 \mathrm{~V}$ (default) |
| 0 | 0 | 1 | $\mathrm{DV}_{\mathrm{DD}} 3.0 \mathrm{~V}$ |
| 0 | 1 | 0 | $D V_{D D} 3.3 \mathrm{~V}$ |
| 0 | 1 | 1 | $D V_{D D} 4.0 \mathrm{~V}$ |
| 1 | 0 | 0 | $D V_{D D} 4.2 \mathrm{~V}$ |
| 1 | 0 | 1 | $D V_{D D} 4.5 \mathrm{~V}$ |
| 1 | 1 | 0 | $D V_{D D} 4.7 \mathrm{~V}$ |
| 1 | 1 | 1 | External Voltage AIN6 Compared to 1.2 V |

Extended Interrupt Enable (EIE)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E8 H | 1 | 1 | 1 | EWDI | EX5 | EX4 | EX3 | EX2 | $\mathrm{E}_{\mathrm{H}}$ |

EWDI Enable Watchdog Interrupt. This bit enables/disables the watchdog interrupt. The Watchdog timer is enabled by the WDTCON (SFR FF ${ }_{H}$ ) and PDCON (SFR $\mathrm{F}_{\mathrm{H}}$ ) registers.
bit $4 \quad 0=$ Disable the Watchdog Interrupt
1 = Enable Interrupt Request Generated by the Watchdog Timer
EX5 External Interrupt 5 Enable. This bit enables/disables external interrupt 5.
bit $3 \quad 0=$ Disable External Interrupt 5
1 = Enable External Interrupt 5
EX4 External Interrupt 4 Enable. This bit enables/disables external interrupt 4.
bit $2 \quad 0=$ Disable External Interrupt 4
1 = Enable External Interrupt 4
EX3 External Interrupt 3 Enable. This bit enables/disables external interrupt 3.
bit $1 \quad 0=$ Disable External Interrupt 3
1 = Enable External Interrupt 3
EX2 External Interrupt 2 Enable. This bit enables/disables external interrupt 2.
bit $0 \quad 0=$ Disable External Interrupt 2
1 = Enable External Interrupt 2

Hardware Product Code Register 0 (HWPCO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E9 $_{\mathrm{H}}$ | HWPC0.7 | HWPC0.6 | HWPC0.5 | HWPC0.4 | HWPC0.3 | 1 | Meset Value |  |

HWPC0.7-0 Hardware Product Code LSB. Read only. bits 7-0

| MEMORY SIZE |  | MODEL | FLASH MEMORY |
| :---: | :---: | :---: | :---: |
| 0 | 0 | MSC1211Y2 | 4 kB |
| 0 | 1 | MSC1211Y3 | 8 kB |
| 1 | 0 | MSC1211Y4 | 16 kB |
| 1 | 1 | MSC1211Y5 | 32 kB |

Hardware Product Code Register 1 (HWPC1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR EA $_{H}$ |  |  |  |  | 1 |  |  | Reset Value |

HWPC1.7-0 Hardware Product Code MSB. Read only.
bits 7-0
Hardware Version Register (HDWVER)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{SFR} \mathrm{EB}_{\mathrm{H}}$ |  |  |  |  |  |  |  | Reset Value |

Flash Memory Control (FMCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR EE $_{H}$ | 0 | PGERA | 0 | FRCM | 0 | BUSY | 1 | 0 |  |

PGERA Page Erase. Available in both user and program modes.
bit $6 \quad 0=$ Disable Page Erase Mode
1 = Enable Page Erase Mode
FRCM Frequency Control Mode. The bypass is only used for slow clocks to save power.
bit $4 \quad 0$ = Bypass (default)
1 = Use Delay Line. Saves power (Recommended).
BUSY Write/Erase BUSY Signal.
bit $2 \quad 0=$ Idle or Available
1 = Busy

Flash Memory Timing Control Register (FTCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR EF $_{H}$ | FER3 | FER2 | FER1 | FER0 | FWR3 | FWR2 | FWR1 | FWR0 |  |

Refer to Flash Timing Characteristics
FER3-0 Set Erase. Flash Erase Time $=(1+\mathrm{FER}) \cdot(\mathrm{MSEC}+1) \cdot \mathrm{t}_{\text {CLK }}$.
bits 7-4 $\quad 11 \mathrm{~ms}$ industrial temperature range.
5 ms commercial temperature range.
FWR3-0 Set Write. Flash Write Time $=(1+$ FWR $) \cdot(U S E C+1) \cdot 5 \cdot t_{\text {CLK }}$.
bits 3-0 $30 \mu \mathrm{~s}$ to $40 \mu \mathrm{~s}$.

## B Register (B)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR FO $_{\boldsymbol{H}}$ | B. 7 | B. 6 | B. 5 | B. 4 | B. 3 | B. 2 | B. 1 | B. 0 | $00_{H}$ |

B.7-0
B Register. This register serves as a second accumulator for certain arithmetic operations.
bits 7-0

## Power-Down Control Register (PDCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR F1 $_{\mathrm{H}}$ | 0 | PDDAC | PDI2C | PDPWM | PDAD | PDWDT | PDST | PDSPI | $7 F_{H}$ |

Turning peripheral modules off puts the MSC1211 in the lowest power mode.

## PDDAC Pulse Width Module Control.

bit $6 \quad 0=$ DACs On
1 = DACs Power Down
PDI2C I2C Control.
bit $5 \quad 0=\mathrm{I} 2 \mathrm{C}$ On (the state is undefined if PDSPI is also $=0$ )
$1=$ I2C Power Down
PDPWM Pulse Width Module Control.
bit $4 \quad 0=$ PWM On
1 = PWM Power Down

## PDAD ADC Control.

bit $30=$ ADC On
$1=\mathrm{ADC}, \mathrm{V}_{\mathrm{REF}}$, Summation registers, and Analog Brownout are powered down. Analog current $=0$.
PDWDT Watchdog Timer Control.
bit $2 \quad 0=$ Watchdog Timer On
1 = Watchdog Timer Power Down
PDST System Timer Control.
bit $1 \quad 0=$ System Timer On
1 = System Timer Power Down
PDSPI SPI System Control.
bit $0 \quad 0=$ SPI System On (the state is undefined if PDI2C is also $=0$ )
1 = SPI System Power Down
$\overline{\text { PSEN }} /$ ALE Select (PASEL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR F2 $_{\mathrm{H}}$ | 0 | 0 | PSEN2 | PSEN1 | PSEN0 | 0 | ALE1 | ALE0 | $0_{H}$ |

## PSEN2-0 <br> $\overline{\text { PSEN Mode Select. }}$

bits 5-3

| PSEN2 | PSEN1 | PSEN0 |  |
| :---: | :---: | :---: | :--- |
| 0 | 0 | X | $\overline{\text { PSEN }}$ |
| 0 | 1 | X | CLK |
| 1 | 0 | X | ADC MODCLK |
| 1 | 1 | 0 | LOW |
| 1 | 1 | 1 | HIGH |

## ALE1-0

ALE Mode Select.
bits 1-0

| ALE1 | ALE0 |  |
| :---: | :---: | :--- |
| 0 | X | ALE |
| 1 | 0 | LOW |
| 1 | 1 | HIGH |

Analog Clock (ACLK)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR F6 | H | 0 | FREQ6 | FREQ5 | FREQ4 | FREQ3 | FREQ2 | FREQ1 | FREQ0 |

FREQ6-0 Clock Frequency - 1. This value +1 divides the system clock to create the ADC clock.
bits 6-0 ACLK frequency $=\mathrm{f}_{\mathrm{CLK}} /(\mathrm{FREQ}+1)$
$\mathrm{f}_{\mathrm{MOD}}=\mathrm{f}_{\mathrm{CLK}} /(\mathrm{FREQ}+1) / 64$
Data Rate $=f_{\text {MOD }} /$ Decimation

## System Reset Register (SRST)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR F7 $_{\mathrm{H}}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | RSTREQ | $00_{\mathrm{H}}$ |

RSTREQ Reset Request. Setting this bit to 1 and then clearing to 0 will generate a system reset.
bit 0
Extended Interrupt Priority (EIP)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR F8 $_{H}$ | 1 | 1 | 1 | PWDI | PX 5 | PX 4 | PX 3 | PX 2 |  |

PWDI Watchdog Interrupt Priority. This bit controls the priority of the watchdog interrupt.
bit $4 \quad 0=$ The watchdog interrupt is low priority.
1 = The watchdog interrupt is high priority.
PX5 External Interrupt 5 Priority. This bit controls the priority of external interrupt 5.
bit $30=$ External interrupt 5 is low priority.
1 = External interrupt 5 is high priority.
PX4 External Interrupt 4 Priority. This bit controls the priority of external interrupt 4.
bit $2 \quad 0=$ External interrupt 4 is low priority.
1 = External interrupt 4 is high priority.
PX3 External Interrupt 3 Priority. This bit controls the priority of external interrupt 3.
bit $1 \quad 0=$ External interrupt 3 is low priority.
1 = External interrupt 3 is high priority.
PX2 External Interrupt 2 Priority. This bit controls the priority of external interrupt 2.
bit $0 \quad 0=$ External interrupt 2 is low priority.
1 = External interrupt 2 is high priority.

## Seconds Timer Interrupt (SECINT)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR F9 $_{\text {H }}$ | WRT | SECINT6 | SECINT5 | SECINT4 | SECINT3 | SECINT2 | SECINT1 | SECINT0 |  |

This system clock is divided by the value of the 16 -bit register MSECH:MSECL. Then that 1 ms timer tick is divided by the register HMSEC which provides the 100 ms signal used by this seconds timer. Therefore, this seconds timer can generate an interrupt which occurs from 100 ms to 12.8 seconds. Reading this register will clear the Seconds Interrupt. This Interrupt can be monitored in the AIE register.

WRT Write Control. Determines whether to write the value immediately or wait until the current count is finished.
bit $7 \quad$ Read $=0$.
$0=$ Delay Write Operation. The SEC value is loaded when the current count expires.
1 = Write Immediately. The counter is loaded once the CPU completes the write operation.
SECINT6-0 Seconds Count. Normal operation would use 100 ms as the clock interval.
bits 6-0 Seconds Interrupt $=(1+$ SEC $) \cdot(\operatorname{HMSEC}+1) \cdot(M S E C+1) \cdot \mathrm{t}_{\text {CLK }}$.

Milliseconds Interrupt (MSINT)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR FA $H_{H}$ | WRT | MSINT6 | MSINT5 | MSINT4 | MSINT3 | MSINT2 | MSINT1 | MSINT0 | $7 F_{H}$ |

The clock used for this timer is the 1 ms clock which results from dividing the system clock by the values in registers MSECH:MSECL. Reading this register will clear the interrupt.
WRT Write Control. Determines whether to write the value immediately or wait until the current count is finished. Read = 0 .
bit $7 \quad 0=$ Delay Write Operation. The MSINT value is loaded when the current count expires.
1 = Write Immediately. The MSINT counter is loaded once the CPU completes the write operation.
MSINT6-0 Seconds Count. Normal operation would use 1 ms as the clock interval.
bits 6-0 MS Interrupt Interval $=(1+$ MSINT $) \cdot($ MSEC +1$) \cdot t_{\text {CLK }}$
One Microsecond Register (USEC)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $_{\mathrm{FB}}^{\mathrm{H}}$ | $\mathbf{0}$ | $\mathbf{0}$ | 0 | FREQ4 | FREQ3 | FREQ2 | FREQ1 | FREQ0 | $03_{\mathrm{H}}$ |

FREQ4-0 Clock Frequency - 1. This value +1 divides the system clock to create a $1 \mu \mathrm{~s}$ Clock. bits 4-0 USEC = CLK/(FREQ + 1). This clock is used to set Flash write time. See FTCON (SFR EF $\mathrm{H}_{\mathrm{H}}$ ).

One Millisecond Low Register (MSECL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR FC $_{H}$ | MSECL7 | MSECL6 | MSECL5 | MSECL4 | MSECL3 | MSECL2 | MSECL1 | MSECL0 | $9_{H}$ |

MSECL7-0 One Millisecond Low. This value in combination with the next register is used to create a 1 ms Clock. bits 7-0 1 ms Clock $=(\mathrm{MSECH} \cdot 256+\mathrm{MSECL}+1) \cdot \mathrm{t}_{\text {CLK }}$. This clock is used to set Flash erase time. See FTCON $\left(\right.$ SFR EF $\left.\mathrm{H}_{H}\right)$.

One Millisecond High Register (MSECH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR FD $_{H}$ | MSECH7 | MSECH6 | MSECH5 | MSECH4 | MSECH3 | MSECH2 | MSECH1 | MSECH $^{2}$ | $0_{H}$ |

MSECH7-0 One Millisecond High. This value in combination with the previous register is used to create a 1 ms clock. bits 7-0 $1 \mathrm{~ms}=(\mathrm{MSECH} \cdot 256+\mathrm{MSECL}+1) \cdot \mathrm{t}_{\text {CLK }}$.

One Hundred Millisecond Register (HMSEC)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR FE $_{\mathrm{H}}$ | HMSEC7 | HMSEC6 | HMSEC5 | HMSEC4 | HMSEC3 | HMSEC2 | HMSEC1 | HMSEC0 |  |

HMSEC7-0 One Hundred Millisecond. This clock divides the 1 ms clock to create a 100 ms clock.
bits 7-0 $\quad 100 \mathrm{~ms}=(\mathrm{MSECH} \cdot 256+\mathrm{MSECL}+1) \cdot(\mathrm{HMSEC}+1) \cdot \mathrm{t}_{\mathrm{CLK}}$.
Watchdog Timer Register (WDTCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR FF $_{H}$ | EWDT | DWDT | RWDT | WDCNT4 | WDCNT3 | WDCNT2 | WDCNT1 | WDCNT0 |  |

## EWDT Enable Watchdog (R/W).

bit $7 \quad$ Write $1 /$ Write 0 sequence sets the Watchdog Enable Counting bit.
DWDT Disable Watchdog (R/W).
bit $6 \quad$ Write 1/Write 0 sequence clears the Watchdog Enable Counting bit.
RWDT Reset Watchdog (R/W).
bit $5 \quad$ Write $1 /$ Write 0 sequence restarts the Watchdog Counter.
WDCNT4-0 Watchdog Count (R/W).
bits 4-0 Watchdog expires in (WDCNT +1 ) • HMSEC to (WDCNT +2 ) • HMSEC, if the sequence is not asserted. There is an uncertainty of 1 count.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026

## PACKAGING INFORMATION

| ORDERABLE DEVICE | STATUS(1) | PACKAGE TYPE | PACKAGE DRAWING | PINS | PACKAGE QTY |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MSC1211Y2PAGR | ACTIVE | TQFP | PAG | 64 | 2000 |
| MSC1211Y2PAGT | ACTIVE | TQFP | PAG | 64 | 250 |
| MSC1211Y3PAGR | ACTIVE | TQFP | PAG | 64 | 2000 |
| MSC1211Y3PAGT | ACTIVE | TQFP | PAG | 64 | 250 |
| MSC1211Y4PAGR | ACTIVE | TQFP | PAG | 64 | 2000 |
| MSC1211Y4PAGT | ACTIVE | TQFP | PAG | 64 | 250 |
| MSC1211Y5PAGR | ACTIVE | TQFP | PAG | 64 | 2000 |
| MSC1211Y5PAGT | ACTIVE | TQFP | PAG | 64 | 250 |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using Tl components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

| Amplifiers | amplifier.ti.com | Audio |
| :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive |
| DSP | dsp.ti.com | Broadband |
| Interface | interface.ti.com | Digital Control |
| Logic | logic.ti.com | Military |
| Power Mgmt | power.ti.com | Optical Networking |
| Microcontrollers | microcontroller.ti.com | Security |
|  |  | Telephony |
|  |  | Video \& Imaging |
|  |  | Wireless |

www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated


[^0]:    ADRESH bits 7-0

    The ADC Results High Byte. This is the high byte of the 24 -bit word that contains the ADC Converter Results.

