



WIDEBAND FIXED-GAIN AMPLIFIER

FEATURES

- **Fixed Gain Closed-Loop Amplifier**
- **Multiple Gain Options** – THS4302: 5 V/V (14 dB)
- Wide Bandwidth: 2.4 GHz
- High Slew Rate: 5500 V/us
- Low Total Input Referred Noise: 2.8 nV/VHz
- Low Distortion
 - HD₃: -86 dBc at 30 MHz
 - HD₃: -81 dBc at 70 MHz
 - IMD₃: -88 dBc at 100 MHz
 - OIP₃: 39 dBm at 100 MHz
 - IMD₃: -73 dBc at 300 MHz
 - OIP3: 32 dBm at 300 MHz
- High Output Drive: ±180 mA
- Power Supply Voltage: +3 V or +5 V

APPLICATION CIRCUIT

APPLICATIONS

- Wideband Signal Processing
- **Wireless Transceivers**
- **IF Amplifier**
- **ADC Preamplifier**
- **DAC Output Buffers**
- Test, Measurement, and Instrumentation
- Medical and Industrial Imaging

DESCRIPTION

The THS4302 device is a wideband, fixed-gain amplifiers that offer high bandwidth, high slew rate, low noise, and low distortion. This combination of specifications enables analog designers to transcend current performance limitations and process analog signals at much higher speeds than previously possible with closed-loop, complementary amplifier designs. The devices are offered in a 16-pin leadless package and incorporate a powerdown mode for quiescent power savings.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments ÆÀ semiconductor products and disclaimers thereto appears at the end of this data sheet.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

	UNIT
Supply voltage, VS	6 V
Input voltage, V _I	±VS
Output current, IO (2)	200 mA
Continuous power dissipation See Dissipa	tion Rating Table
Maximum junction temperature, TJ	150°C
Operating free-air temperature range, TA	$-40^{\circ}C$ to $85^{\circ}C$
Storage temperature range, T _{Stg}	$-65^{\circ}C$ to $150^{\circ}C$
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) The THS4302 device may incorporate a PowerPAD[™] on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which can permanently damage the device. See TI technical brief SLMA002 and SLMA004 for more information about utilizing the PowerPAD thermally enhanced package.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
Supply voltage,	Dual supply	±1.5	±2.5	V
(VS+ and VS –)	Single supply	3	5	v
Input common-mode	V _S _+1	V _{S+} -1	V	

PIN ASSIGNMENTS





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE DISSIPATION RATINGS(1)

DACKAOE	ΘJC	ΘJA POWER RATING		RATING
PACKAGE	(°C/W)	(°C/W)	$T_{A} \le 25^{\circ}C$	T _A = 25°C
RGT (16)	2.4	39.5	3.16	1.65W

(1) This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3 in. x 3 in. PCB. For further information, refer to Application Information section of this data sheet.

AVAILABLE OPTIONS

	PACKAGED DEVICES ⁽¹⁾			
TA	LEADLESS			
	GAIN	(RGT-16)		
–40°C to 85°C		THS4302RGTR		
	+5	THS4302RGTT		

(1) Packages are available taped and reeled. The R suffix standard quantity is 3000. The T suffix standard quantity is 250.

INTERNAL FIXED RESISTOR VALUES

DEVICE	GAIN	R _f	Rg
THS4302	+5	200	50

ELECTRICAL CHARACTERISTICS

THS4302 (Gain = +5 V/V) Specifications: V_S = 5 V, R_L = 100 Ω , (unless otherwise noted)

			TYP		OVER 1	EMPERAT	URE	
PARAMETER	TEST CONDIT	25°C	25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/ MAX	
AC PERFORMANCE	·							
Small signal bandwidth	G = +5, V _O = 200 mV _F	RMS	2.4				GHz	Тур
Gain bandwidth product			12				GHz	Тур
Full-power bandwidth	G = +5, V _O = 2 Vpp		875				MHz	Тур
Slew rate	G = +5, V _O = 2 V Step)	5500				V/µs	Min
Harmonic distortion								
		R _L = 100 Ω	-66				dBc	_
Second harmonic distortion	$G = +5$, $V_O = 1 V_{PP}$,	$R_L = 1 k \Omega$	-75				dBc	Тур
		R _L = 100 Ω	-81				dBc	-
I hird harmonic distortion		$R_L = 1 k\Omega$	-85				dBc	Тур
	$V_{O} = 1 V_{PP}$ envelope.	f _c = 100 MHz	-88				dBc	_
Third order intermoduation (IMD ₃)	200 kHz tone spacing	f _c = 300 MHz	-73				dBc	Тур
		$f_{c} = 100 \text{ MHz}$	39			ii	dBm	1
Third order output intercept (OIP ₃)	200 kHz tone spacing	f _c = 300 MHz	32				dBm	Тур
Total input referred noise	f = 1 MHz	, ,	2.8				nV/√Hz	Тур
Noise figure			16				dB	Тур
DC PERFORMANCE			1	I	I	1	1	
			5	4.95	4.95	4.95	V/V	Min
Voltage gain	$V_{I} = \pm 50 \text{ mV}, V_{CM} = 2.5$	5 V	5	5.05	5.05	5.05	V/V	Max
Input offset voltage	VCM = 2.5 V		2	4.25	5.25	5.25	mV	Max
Average offset voltage drift	$V_{CM} = 2.5 V$				+20	+20	uV/°C	Tvp
Input bias current	$V_{CM} = 2.5 V$		7	10	13	15	uA	Max
Average bias current drift	$V_{CM} = 2.5 V$			+55	±55	nA/°C	Tvp	
INPUT CHARACTERISTICS								-71-
Common-mode input range			0.5/4.5	1/4	1.1/3.9	1.2/3.8	V	Min
Common-mode rejection ratio	$V_{CM} = 2 V \text{ to } 3 V$		60	52	50	50	dB	Min
Input resistance	Noninverting input		1.6				MΩ	Tvp
	Noninverting input		1				pF	Max
OUTPUT CHARACTERISTICS						<u> </u>	μ.	max
Output voltage swing			1/4	1.1/3.9	1.2/3.8	1.2/3.8	V	Min
Output current (sourcing)	$R_{L} = 5 \Omega$		180	170	165	160	mA	Min
Output current (sinking)	$R_{L} = 5 \Omega$		180	170	165	160	mA	Min
	f = 10 MHz		0.2		100	100	0	Typ
POWER SUPPLY			0.2					196
Specified operating voltage			5	5.5	5.5	5.5	V	Max
Maximum quiescent current			37	42	46	48	mA	Max
Minimum quiescent current			37	32	29	26	mA	Min
Power supply rejection (PSRR +)	$V_{0} = 5 V t_0 4 5 V V_0$	-0.V	60	54	52	51	dB	Min
Power supply rejection (PSRR _)	$V_{S+} = 5 V_{10} + .5 V_{10} = 0 V_{10}$	= -0 V	75	65	64	62	dB	Min
	$ v_{S+} - v_{S+} v_{S-} - v_{S+} v$	10 0.3 V	15	05	04	02	uВ	IVIIII
Maximum power down current			0.8	1.0	1 1	12	m۸	Max
Power on voltage threshold	10-00		0.0	1.0	1.1	1.2		Min
Power-down voltage threshold			1.1	0.0			V \/	Max
	50% of final value		6	0.9			V	Turn
Turnoff time delay [t(ON)]	50% of final value		U F				μο	тур
			0 100				μs	тур
	£ 400 kHz		100				KΩ	тур
Output impedance	f = 100 kHz		250				Ω	Тур



TYPICAL CHARACTERISTICS

Table of Graphs (5 V)

	FIGURE
S – Parameter vs Frequency	1
Small signal frequency response	2
Large signal frequency response	3
Slew rate vs Output voltage	4
Harmonic distortion vs Frequency	5, 6, 7, 8
Harmonic distortion vs Output voltage swing	9
Third order intercept point vs Frequency	10
Voltage and current noise vs Frequency	11
Third order intermodulation distortion vs Frequency	12
Settling time	13, 14
Quiescent current vs Supply voltage	15
Output voltage vs Load resistance	16
Capacitive load frequency response	17
Gain vs Case temperature	18
Rejection ratios vs Frequency	19
Rejection ratios vs Case temperature	20
Common-mode rejection ratio vs Input common-mode range	21
Input offset voltage vs Case temperature	22
Positive input bias current vs Case temperature	23
Small signal transient response	24
Large signal transient response	25
Overdrive recovery	26
Closed-loop output impedance vs Frequency	27
Power-down quiescent current vs Supply voltage	28
Output impedance vs Frequency	29
Turnon and turnoff delay times	30

Table of Graphs (3 V)

	FIGURE
Powerdown S – Parameter vs Frequency	31
Small signal frequency response	32
Large signal frequency response	33
Slew rate vs Output voltage	34
Output voltage vs Load resistance	35
Capacitive load frequency response	36
Gain vs Case temperature	37
S – Parameter vs Frequency	38
Input offset voltage vs Case temperature	39
Positive input bias current vs Case temperature	40
Overdrive recovery	41

S-Parameter (measured using standard THS4302EVM, edge number 6443548, with VS = 5 V in a 50 Ω test system)									
Frequency MHz	S11 (dB)	S11 (Ang)	S21 (dB)	S21 (Ang)	S12 (dB)	S12 (Ang)	S22 (dB)	S22 (Ang)	
1	-55.86328	-3.728516	14.10889	-0.093384	-96.26953	20.78809	-70.32422	122.5	
2	-55.75781	-4.832764	14.11621	-0.109863	-98.18359	-120.6758	-65.65234	97.16016	
10	-53.0293	-29.01563	14.11035	-0.350189	-78.10156	121.2148	-52.01953	73.91406	
50	-42.92383	-82.44141	14.16309	-1.682312	-61.82813	75	-45.27539	142.0391	
100	-37.35156	-97.42188	14.34766	-4.422119	-56.37891	61.26367	-31.04981	115.4414	
150	-35.64258	-105.9063	14.38428	-7.657471	-54.44336	53.0957	-26.75098	98.26172	
200	-33.27344	-111.1133	14.42041	-10.49512	-53.72852	34.22656	-25.3418	85.07031	
250	-32.18945	-114.2891	14.39209	-13.63135	-53.55273	31.70508	-24.14844	77.09766	
300	-30.92578	-114.4297	14.40918	-17.17871	-53.94727	21.56934	-23.53613	72.94531	
350	-30.29492	-113.9727	14.38477	-19.34375	-54.23828	19.45508	-22.99512	70.63281	
400	-29.11816	-113.5313	14.38184	-23.08594	-55.13281	16.29395	-22.13379	72.0625	
450	-28.44141	-116	14.35645	-25.62305	-56.33594	14.38232	-21.45215	71.90234	
500	-27.50977	-114.082	14.36035	-28.69922	-58.48828	12.0708	-20.56641	74.21094	
550	-26.51856	-112.25	14.3208	-32.48047	-63.26367	3.492187	-19.71094	74.85938	
600	-26.01856	-113.6719	14.30713	-34.17773	-67.62109	27.33594	-19.2959	75.58984	
700	-24.03613	-115.8984	14.23242	-39.5918	-68.02734	172.2422	-17.80078	77.79297	
800	-21.97559	-117.4922	14.1665	-47.05664	-55.4082	171.0703	-15.81494	77.22266	
900	-20.40137	-120.7305	14.11133	-51.92969	-50.38477	168.8125	-14.38965	76.04297	
1000	-18.70313	-123.4023	14.06006	-57.80078	-46.64453	163.1016	-12.91406	73.89063	
1250	-15.14893	-134.7031	13.93872	-75.02344	-40.19141	152.5313	-9.994141	65.77734	
1500	-12.66602	-149.0625	13.74683	-88.4375	-35.73438	139.7109	-7.968018	55.74414	
1750	-11.48975	-168.9922	12.97827	-110.2852	-31.94531	112.5	-6.750977	40.24414	
2000	-11.68311	-169.8203	12.18066	-123.043	-34.46094	84.83984	-7.211182	31.3877	

Typical Test Data



























APPLICATION INFORMATION

HIGH-SPEED OPERATIONAL AMPLIFIERS

The THS4302 fixed gain operational amplifier set new performance levels, combining low distortion, high slew rates, low noise, and a gain bandwidth in excess of 2 GHz. To achieve the full performance of the amplifier, careful attention must be paid to printed-circuit board layout and component selection.

In addition, the devices provide a power-down mode with the ability to save power when the amplifier is inactive.

Applications Section Contents

- Wideband, Noninverting Operation
- Single Supply Operation
- Saving Power With Power-Down Functionality
- Driving an ADC With the THS4302
- Driving Capacitive Loads
- Power Supply Decoupling Techniques and Recommendations
- Board Layout
- Printed-Circuit Board Layout Techniques for Optimal Performance
- PowerPAD Design Considerations
- PowerPAD PCB Layout Considerations
- Thermal Analysis
- Design Tools
- Evaluation Fixtures and Application Support Information
- Additional Reference Material
- Mechanical Package Drawings

WIDEBAND, NONINVERTING OPERATION

The THS4302 is a fixed gain voltage feedback operational amplifier, with power-down capability, designed to operate from a single 3-V to 5-V power supply.

Figure 42 is the noninverting gain configuration used to demonstrate the typical performance curves. Most of the curves were characterized using signal sources with 50- Ω source impedance, and with measurement equipment presenting a 50- Ω load impedance. In Figure 42, the 49.9- Ω shunt resistor at the V_{IN} terminal matches the source impedance of the test generator. The 50- Ω series resistor at the V_O terminal in addition to the 50- Ω load impedance of the test equipment, provides a 100- Ω load. The total 100- Ω load at the output, combined with the 250- Ω total feedback network load, presents the THS4302 with an effective output load of 71 Ω for the circuit of Figure 42.

INTERNAL	. FIXED	RESISTOR	VALUES
----------	---------	----------	--------

DEVICE	Gain (V/V)	R _f	Rg
THS4302	+5	200	50



Figure 42. Wideband, Noninverting Gain Configuration

SINGLE SUPPLY OPERATION

The THS4302 is designed to operate from a single 3-V to 5-V power supply. When operating from a single power supply, care must be taken to ensure the input signal and amplifier are biased appropriately to allow for the maximum output voltage swing. The circuits shown in Figure 43 demonstrate methods to configure an amplifier in a manner conducive for single supply operation.



Figure 43. DC-Coupled Single Supply Operation

Saving Power With Power-Down Functionality

The THS4302 features a power-down pin (\overline{PD}) which lowers the quiescent current from 37 mA down to 800 μ A, ideal for reducing system power.

The power-down pin of the amplifier defaults to the positive supply voltage in the absence of an applied voltage, putting the amplifier in the power-on mode of operation. To turn off the amplifier in an effort to conserve power, the power-down pin can be driven towards the negative rail. The threshold voltages for power-on and power-down are relative to the supply rails and given in the specification tables. Above the *Enable Threshold Voltage*, the device is on. Below the *Disable Threshold Voltage*, the device is off. Behavior in between these threshold voltages is not specified.

Note that this power-down functionality is just that; the amplifier consumes less power in power-down mode. The power-down mode is not intended to provide a highimpedance output. In other words, the power-down functionality is not intended to allow use as a 3-state bus driver. When in power-down mode, the impedance looking back into the output of the amplifier is dominated by the feedback and gain setting resistors, but the output impedance of the device itself varies depending on the voltage applied to the outputs.

The time delays associated with turning the device on and off are specified as the time it takes for the amplifier to reach 50% of the nominal quiescent current. The time delays are on the order of microseconds because the amplifier moves in and out of the linear mode of operation in these transitions.

APPLICATION CIRCUITS

Driving an Analog-to-Digital Converter With the THS4302

The THS4302 amplifier can be used to drive highperformance analog-to-digital converters. Two example circuits are presented below.

The first circuit uses a wideband transformer to convert a single-ended input signal into a differential signal. The amplified signal from the output of the THS4302 is fed through a low-pass filter, via an isolation resistor and an ac-coupling capacitor, to the transformer.

For applications without signal content at dc, this method of driving ADCs is very useful. Where dc information content is required, the THS4500 family of fully differential amplifiers may be applicable.



Figure 44. Driving an ADC Via a Transformer

The second circuit depicts single-ended ADC drive. While not recommended for optimum performance using converters with differential inputs, satisfactory performance can sometimes be achieved with singleended input drive. An example circuit is shown here for reference.



NOTE: For best performance, high-speed ADCs should be driven differentially. See the THS4500 family of devices for more information.

Figure 45. Driving an ADC With a Single-Ended Input



Driving Capacitive Loads

One of the most demanding, and yet very common, load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an A/D converter, including additional external capacitance, which may be recommended to improve A/D linearity. High-speed amplifiers like the THS4302 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the amplifier's open-loop output resistance is considered, this capacitive load introduces an additional pole in the signal path that can decrease the phase margin. When the primary considerations are frequency response flatness, pulse response fidelity, or distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output and the capacitive load.

The Typical Characteristics show the recommended isolation resistor vs capacitive load and the resulting frequency response at the load. Parasitic capacitive loads greater than 2 pF can begin to degrade the performance of the THS4302. Long PC board traces, unmatched cables, and connections to multiple devices can easily cause this value to be exceeded. Always consider this effect carefully, and add the recommended series resistor as close as possible to the THS4302 output pin (see Board Layout Guidelines).

The criterion for setting this $R_{(ISO)}$ resistor is a maximum bandwidth, flat frequency response at the load.



Figure 46. Driving Capacitive Loads

Power Supply Decoupling Techniques and Recommendations

Power supply decoupling is a critical aspect of any high-performance amplifier design process. Careful decoupling provides higher quality ac performance (most notably improved distortion performance). The following guidelines ensure the highest level of performance.

SLOS403E - OCTOBER 2002 - REVISED AUGUST 2003

- 1. Place decoupling capacitors as close to the power supply inputs as possible, with the goal of minimizing the inductance of the path from ground to the power supply. Inductance in series with the bypass capacitors will degrade performance. Note that a narrow lead or trace has about 0.8 nH of inductance for every millimeter of length. Each printed-circuit board (PCB) via also has between 0.3 and 0.8 nH depending on length and diameter. For these reasons, it is recommended to use a power supply trace about the width of the package for each power supply lead to the caps, and 3 or more vias to connect the caps to the ground plane.
- Placement priority should put the smallest valued 2. capacitors closest to the device.
- 3. Solid power planes can lead to PCB resonances when they are not properly terminated to the ground plane over the area and along the perimeter of the power plane by high frequency capacitors. Doing so assures that there are no power plane resonances in the needed frequency range. Values used are in the range of 2 pF-50 pF, depending on the frequencies to be suppressed, with numerous vias for each.

Using 0402 or smaller component sizes is recommended. An approximate expression for the resonate frequencies associated with a length of one of the power plane dimensions is given in equation (1). Note that a power plane of arbitrary shape can have a number of resonant frequencies. A power plane without distributed capacitors and with active parts near the center of the plane usually has *n* even (\geq 2) due to the half wave resonant nature of the plane.

$$\begin{array}{l} \mbox{frequency}_{\rm res} \approx \frac{n \times (44\,\mbox{GHz mm})}{\ell} \end{tabular} \end{tabular} \end{tabular} \end{tabular} \end{tabular} \label{eq:res}$$

frequencies in GHz ℓ = the length of the power plane dimensions in

millimeters

W

n = an integer (n > 1) related to the mode of the oscillation

For guidance on capacitor spacing over the area of the ground plane, specify the lowest resonant frequency to be tolerated, then solve for ℓ in equation (1) above, with n = 2. Use this length for the capacitor spacing. It is recommended that a power plane, if used, be either small enough, or decoupled as described, so that there are no resonances in the frequency range of interest. An alternative is to use a ferrite bead outside of the opamp high frequency bypass caps to decouple the amplifier, and mid and high frequency bypass capacitors, from the power plane. When a trace is used to deliver power, its self-resonance is given approximately by equation (1), substituting the trace length for power plane dimension.

THS4302

SLOS403E – OCTOBER 2002 – REVISED AUGUST 2003

- 4. Bypass capacitors, since they have a selfinductance, resonate with each other. To achieve optimum transfer characteristics through 2 GHz, it is recommended that the bypass arrangement employed in the prototype board be used. The $30.1-\Omega$ resistor in series with the $0.1-\mu$ F capacitor reduces the Q of the resonance of the lumped parallel elements including the $0.1-\mu$ F and 47-pF capacitors, and the power supply input of the amplifier. The ferrite bead isolates the low frequency $22-\mu$ F capacitor and power plane from the remainder of the bypass network.
- By removing the 30.1-Ω resistor and ferrite bead, the frequency response characteristic above 400 MHz may be modified. However, bandwidth, distortion, and transient response remain optimal.
- 6. Recommended values for power supply decoupling include a bulk decoupling capacitor (22 μ F), a ferrite bead with a high self-resonant frequency, a mid-range decoupling capacitor (0.1 μ F) in series with a 30.1- Ω resistor, and a high frequency decoupling capacitor (47 pF).

BOARD LAYOUT

Printed-Circuit Board Layout Techniques for Optimal Performance

Achieving optimum performance with a high frequency amplifier like the THS4302 requires careful attention to board layout parasitics and external component types.

Recommendations that optimize performance include:

- 1. Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. However, if using a transmission line at the I/O, then place the matching resistor as close to the part as possible. Except for when transmission lines are used, parasitic capacitance on the output and the noninverting input pins can react with the load and source impedances to cause unintentional band limiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground planes and power planes (if used) should be unbroken elsewhere on the board, and terminated as described in the Power Supply Decoupling section.
- Minimize the distance (< 0.25") from the power supply pins to high frequency 0.1-μF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Note that each millimeter of a line, that is narrow relative to its length, has ~ 0.8 nH of inductance. The power supply connections should always be decoupled with the recommended

capacitors. If not properly decoupled, distortion performance is degraded. Larger (6.8- μ F to 22- μ F) decoupling capacitors, effective at lower frequency, should also be used on the main supply lines, preferably decoupled from the amplifier and mid and high frequency capacitors by a ferrite bead. Reference the Power Supply Decoupling Techniques section. The larger caps may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board. A very low inductance path should be used to connect the inverting pin of the amplifier to ground. A minimum of 5 vias as close to the part as possible is recommended.

- Careful selection and placement of external 3. components preserves the high frequency performance of the THS4302. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Axially-leaded parts do not provide good high frequency performance, since they have ~ 0.8 nH of inductance for every mm of current path length. Again, keep PC board trace length as short as possible. Never use wirewound type resistors in a high frequency application. Since the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the terminating resistors, if any, as close as possible to the noninverting and output pins. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal-film or surface-mount resistors have approximately 0.2 pF in shunt with the resistor.
- 4. Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50 mils to 100 mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set RISO from the plot of recommended RISO vs Capacitive Load. Low parasitic capacitive loads (<4 pF) may not need an RISO since the THS4302 are nominally compensated to operate with a 2 pF parasitic load. Higher parasitic capacitive loads without an RISO are allowed as the signal gain increases (increasing the unloaded phase margin). If a long trace is required, and the 6 dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). With a characteristic board trace impedance defined based





on board material and trace dimensions, a matching series resistor into the trace from the output of the THS4302 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device: this total effective impedance should be set to match the trace impedance. If the 6 dB attenuation of a doubly terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case and set the series resistor value as shown in the plot of RISO vs Capacitive Load. This does not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there is some signal attenuation due to the voltage divider formed by the series output into the terminating impedance. A 50- Ω environment is normally not necessary on board as long as the lead lengths are short, and in fact, a higher impedance environment improves distortion as shown in the distortion versus load plots. Uncontrolled impedance traces without double termination results in reflections at each end, and hence, produces PCB resonances, It is recommended that if this approach is used, the trace length be kept short enough to avoid resonances in the band of interest. For guidance on useful lengths, use equation (1) given in the Power Supply Decoupling Techniques section for approximate resonance frequencies verses trace length. This relation provides an upper bound on the resonant frequency, because additional capacitive coupling to the trace from other leads or the ground plane causes extra distributed loading and slows the signal propagation along the trace.

5. Socketing a high-speed part like the THS4302 is not recommended. The additional lead length inductance and pin-to-pin capacitance introduced by the socket creates an extremely troublesome parasitic network, which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the THS4302 onto the board.

PowerPAD™ DESIGN CONSIDERATIONS

The THS4302 is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 47(a) and Figure 47(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 47(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows both assembly and thermal management in one manufacturing operation.

During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the heretofore awkward mechanical methods of heatsinking.



Figure 47. Views of Thermally Enhanced Package

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.



Pattern



PowerPAD PCB LAYOUT CONSIDERATIONS

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 48. There should be etch for the leads as well as etch for the thermal pad.
- Place five holes in the area of the thermal pad. They holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. They help dissipate the heat generated by the IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, **do not** use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This resistance makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the IC PowerPAD package should make their connection to the internal ground plane, with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class AB), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, θ_{JA} decreases and the heat dissipation capability increases. For a single package, the sum of the RMS output currents and voltages should be used to choose the proper package.

THERMAL ANALYSIS

The THS4302 device does not incorporate automatic thermal shutoff protection, so the designer must take care to ensure that the design does not violate the absolute maximum junction temperature of the device. Failure may result if the absolute maximum junction temperature of 150° C is exceeded.

The thermal characteristics of the device are dictated by the package and the PC board. For a given θ_{JA} , maximum power dissipation for a package can be calculated using the following formula.

$$\mathsf{P}_{\mathsf{Dmax}} = \frac{\mathsf{T}_{\mathsf{max}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}} \tag{2}$$

where:

 P_{Dmax} is the maximum power dissipation in the amplifier (W). T_{max} is the absolute maximum junction temperature (°C).

 T_A is the ambient temperature (°C).

 $\theta_{\mathsf{J}\mathsf{A}} = \theta_{\mathsf{J}\mathsf{C}} + \theta_{\mathsf{C}\mathsf{A}}$

 θ_{JC} is the thermal coefficient from the silicon junctions to the case (°C/W).

 θ_{CA} is the thermal coefficient from the case to ambient air (°C/W).

The THS4302 is offered in a 16-pin leadless MSOP with PowerPAD. The thermal coefficient for the MSOP PowerPAD package is substantially improved over the traditional packages. Maximum power dissipation levels are depicted in the graph below. The data for the RGT package assumes a board layout that follows the PowerPAD layout guidelines referenced above and detailed in the PowerPAD application notes in the *Additional Reference Material* section at the end of the data sheet.





Figure 49. Maximum Power Dissipation vs Ambient Temperature

When determining whether or not the device satisfies the maximum power dissipation requirement, it is important to consider not only quiescent power dissipation, but also dynamic power dissipation. Often maximum power is difficult to quantify because the signal pattern is inconsistent, but an estimate of the RMS power dissipation can provide visibility into a possible problem.

DESIGN TOOLS

Evaluation Fixtures and Application Support Information

Texas Instruments is committed to providing its customers with the highest quality of applications support. To support this goal, an evaluation board has been developed for the THS4302 operational amplifier. The evaluation board is available and easy to use allowing for straight-forward evaluation of the device. These evaluation board can be obtained by ordering through the Texas Instruments web site, www.ti.com, or through your local Texas Instruments Sales Representative. A schematic for the evaluation board is shown in Figure 50 with their default component values. Unpopulated footprints are shown to provide insight into design flexibility

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. A SPICE model for the THS4302 device is available through either the Texas Instruments web site (www.ti.com) or as one model on a disk from the Texas Instruments Product Information Center (1-800-548-6132). The PIC is also available for design assistance and detailed product information at this number. These models do a good job of predicting small-signal ac and transient performance under a wide variety of operating conditions. They are not intended to

SLOS403E - OCTOBER 2002 - REVISED AUGUST 2003

model the distortion characteristics of the amplifier, nor do they attempt to distinguish between the package types in their small-signal ac performance. Detailed information about what is and is not modeled is contained in the model file itself.







Figure 51. THS4302EVM Layout (Top Layer and Silkscreen Layer)

THS4302







Figure 52. THS4302EVM Board Layout (Ground Layers 2 and 3)



Figure 53. THS4302EVM Board Layout (Bottom Layer)

BILL OF MATERIALS THS4302RGT EVM

ITEM	DESCRIPTION	SMD SIZE	REFERENCE DESIGNATOR	PCB QUANTITY	MANUFACTURER'S PART NUMBER
1	Bead, ferrite, 3 A, 80 Ω	1206	FB1, FB2	2	(Steward) HI1206N800R-00
2	Cap. 22 μF, tantalum, 25 V, 10%	D	C2, C3	2	(AVX) TAJD226K025R
3	Cap. 1 μF, ceramic, 25 V, Y5V	0805	C1	1	(AVX) 08053G105ZAT2A
4	Open	0402	C6, C7	2	
5	Cap. 47 pF, ceramic, 50 V, NPO	0402	C8, C9	2	(AVX) 04025A470JAT2A
6	Cap. 0.1 μF, ceramic, 16 V, X7R	0603	C4, C5	2	(AVX) 0603YC104KAT2A
7	Resistor, 30.1 Ω, 1/16 W, 1%	0402	R4, R5	2	(KOA) RK73H1E30R1F
8	Open	0603	R3	1	
9	Resistor, 49.9 Ω, 1/16 W, 1%	0603	R1, R2	2	(Phycomp) 9C06031A49R9FKRFT
10	Jack, banana receptance, 0.25" dia. hole		J3, J4, J5	3	(HH Smith) 101
11	Test point, red		J6	1	(Keystone) 5000
12	Test point, black		TP1	1	(Keystone) 5001
13	Connector, edge, SMA PCB jack		J1, J2	2	(Johnson) 142–0701–801
14	IC THS4302		U1	1	(TI) THS4302RGT
15	Standoff, 4–40 hex, 0.625" length			4	(Keystone) 1808
16	Screw, phillips, 4–40, .250"			4	SHR-0440-016-SN
17	Board, printed-circuit			1	(TI) EDGE # 6443548 Rev. C

ADDITIONAL REFERENCE MATERIAL

- PowerPAD Made Easy, application brief (SLMA004)
- PowerPAD Thermally Enhanced Package, technical brief (SLMA002)

MECHANICAL DATA



- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.
- E. Falls within JEDEC MO-220.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated