

Data sheet acquired from Harris Semiconductor SCHS101C – Revised September 2003 **CD40117B Types**

CONTROL

STROBE DATA

4 PULL-UP OR

PULL - DOWN

RESISTORS

4 LATCHES

4 PULL-UP OR

PULL- DOWN RESISTORS

0R

4 LATCHES

STROBE DATA

CONTROL

FUNCTIONAL BLOCK DIAGRAM

TERMINATORS

ð

BUS

Ē

2A

3A

4A

I B

2 B

3 B

4 B

92CS-35283

RECOMMENDED FOR NEW DESIGNS

Programmable Dual 4-Bit Terminator

High-Voltage Types (20-Volt Rating)

Features:

- One standard "B" output will drive eight terminator circuits.
- Will terminate a CMOS data bus with up to 40 B-series inputs inputs or 3-state outputs connected at VDD of 5 V.
- Input terminals protected by standard "B" series ESD protection network.
- Preserves final logic state.
- Output after switching is closer to VDD or VSS rail than with a resistor.
- Requires only one solder connection.
- Open circuited terminator not used will not affect performance.
- Can be connected to any CMOS I/O line.
- Draws current only when logic state is changing.
- Can be preset.

■ CD40117B is a dual 4-bit terminator that can be programmed by means of STROBE and DATA control bits to function as pull-up or pull-down resisters. The CD40117B can also be programmed to function as latches to terminate any open or unused CMOS logic when used with 3-state logic or during a power-down condition. Considerable savings in power and board space can be realized when this device is used to replace pull-up or pull-down resistors. When the STROBE is in the logic "1" state, the terminator functions as a pull-up resistor if the DATA input is a logic "1" or as a pull-down resistor if the DATA input is a logic "0".


When the STROBE is in the logic "0" state, the terminator performs the latch function, i.e., it follows the changing states of the bus. If the bus goes into the high-Z state or into a power-down condition, the latched terminator retains the data ("1" or "0") that the bus carried before it switched to the high-Z or power-down state. If and when the bus changes from the high-Z state to the state opposite to that which the latch is storing, the bus will override the latch and the terminator will reflect the state on the bus. The small geometries chosen for the inverters in the latch allow this override mode. When checking the data bus whose last state is being preserved by the terminator, a resistor should be used in series with the probe whose input capacitance could trip the small latches. The resistance should be in excess of the output impedance of the latch, i.e., R should be $> 30 \text{ K}\Omega$ at VDD = 10 V.

The STROBE and DATA inputs in each section can be paralleled allowing this device to be used as an 8-bit bus terminator.

The CD40117B types are supplied in 14-lead dual-in-line plastic packages (Esuffix), 14-lead small-outline packages (M,MT,M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

Applications:

- Error state identification.
- Replaces pull-up or pull-down resistors
- Avoids floating inputs in modular systems
- Sharpens transistors (hysteresis)
 - Anti-bounce circuit



TERMINAL DIAGRAM

TRUTH TABLE

STROBE	DATA	1A(B)	2A(B)	3A(B)	4A(B)
1	0	0∆	_0∆	<u>0∆</u>	0∆
1	1	1⁺	_1+	1⁺	_1+
0	X	*	_+	*	_*

1 = High, 0 = Low, X = Don't Care

△ Equivalent to pull-down resistor.

+ Equivalent to pull-up resistor.

*Equivalent to a latch.

CD40117B Types

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to Vss Terminal)	-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5V to Vpp +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	• • • • • • • • • • • • • • • • • • • •
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
	-55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	-65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max	+265°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

		LIN	AITS	
CHARACTERISTIC	V _{DD} (V)	MIN.	TYP.	UNITS
Supply-Voltage Range (For T _A =Full Package-Temperature Range)	. —	3	18	v





Fig. 1 - Logic diagram (½ of CD40117B)



Dimensions and pad layout for CD40117B.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

Atta - - -

TYPICAL APPLICATIONS




Fig. 3 - Schematic of CD40117B in anti-bounce circuit application.

÷ gružže gr

- 1

5

STATIC ELECTRICAL CHARACTERISTICS

		CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
CHARACTERISTIC				/DD				+25			UNITS	
		<u>(V)</u>	(V)	<u>(v)</u>	-55	-40	+85	+125	Min.	Typ.	Max.	
Quiescent			0, 5	5	0.25	0.25	7.5	7.5	—	0.01	0.25	
Device		—	0, 10	10	0,5	0.5	15	15	I — .	0.01	0.5	μA
Current	DD		0, 15	15	1	1 .	.30	30	—	0.01	1	μ
Max.			0, 20	20	. 5 .	5	150	150	· · · ·	0.02	5	- P
Output Low		0.4	<u>0, 5</u>	5	—				2 K - 1444	25	-	
Sink Current	IOL	0.5	0, 10	10			-		· · · · ·	60		
Min.		1.5	0, 15	15	—			_ `		250	+	μA
Output High		4.6	0, 5	5		_	-	—	—	-25	-	
(Source)		2.5	0,5	5	—	_	—	—	—	—		μ~
Current	ЮН	9.5	0, 10	10					_	-60		
Min.		13.5	0, 15	15	—	_		—	—	-250	-	
Output Voltage:			0, 5	5		0.0)5		-	0	0.05	
Low-Level	VOL		0, 10	10	0.05			—	0.	0.05	a series and series	
Max.			0, 15	15		0.0				0	0.05	<u> </u>
Output Voltage:	,		0, 5	. 5		4.9			4.95	5	—	111
High-Level	Vон	—	0, 10	10		9.9	95		9.95	10	—	
Min.	-	—	0, 15	15		. 14.	95		14.95	15	_	
Input Low		0.5, 4.5		5		1.	5		—	—	1.5	
Voltage	VIL	1, 9	—	10	3				—		3	
Max.		1.5, 13.5 0.5, 4.5	تىپ	15		4			—	-	4	l v
nput High	Voltage VIH		—	5	3.5			3.5	—	—	1 Y	
Voltage				10				—]			
Min.		1.5, 13.5	-	15		1	1		11	_		
nput Current Max.	IIN	-	0, 18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μA

DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25°C; Input tr, tf=20 ns, CL=50 pF, RL=200 kΩ

CHARACTERISTIC		TEST CONDITIONS	LIMITS All Packages			UNITS	
		VDD (V)	MIN. TYP.		MAX.		
Propagation Delay Time	tPHL	5	-	1.7		μs	
Strobe, Data to Outputs		10		850	-	ns	
		15		575		ns	
		5	-	1.5	_	μs	
	tPLH	10	· —	625	-	ns	
<u></u>	·			500		ns	
Transition Time		5	—	3.3	_		
	tTHL.	10	-	1.6	-	μs	
	tTLH	15		1.1			
Minimum Strobe Pulse	tw	5		1.5	- 19 19 - 19	μs .	
Width		10	No 🚠 a station	600	_	ns	
	·	15		475		ns	
Minimum Data Pulse	twH.	5	— ·	1.6	· •	μs	
Width	twL	10	· · · · · · ·	700	<u> </u>	កទ	
		15		<u> </u>		ns	
Minimum Terminator	tw						
Input/Output Pulse		5	and the second	10		กร	
Width						- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	
Minimum Data	tsu	5		0	· · · · · · · · ·		
Setup Time		10	. —	0	—	ns -	
Data to Strobe		15		0 -	· - ' ',		
nput Capacitance	CIN	Any Input	-	5	_	pF	


COMMERCIAL CMOS HIGH VOLTAGE ICs

MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

/д.

B. This drawing is subject to change without notice.

/C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.




MECHANICAL DATA

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated