
- Dual Output Voltages for Split-Supply Applications
- Independent Enable Functions (See Part Number TPS707xx for Sequenced Outputs)
- Output Current Range of 250 mA on Regulator 1 and 125 mA on Regulator 2
- Voltage Options Are 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and Dual Adjustable Outputs
- Open Drain Power-On Reset With 120-ms Delay
- Open Drain Power Good for Regulator 1 and Regulator 2


description

The TPS708xx is a low-dropout voltage regulator with integrated SVS (RESET, POR, or power on reset) and power good (PG) functions. These devices are capable of supplying 250 mA and 125 mA by regulator 1 and regulator 2 respectively. Quiescent current is typically 190 μ A at full load. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit (power on reset), manual reset input, and independent enable functions provide a complete system solution.

- Fast Transient Response
 - Ultralow 190 µA (typ) Quiescent Current
- 1 µA Input Current During Standby
- Low Noise: 65 μV_{RMS} Without Bypass Capacitor
- Quick Output Capacitor Discharge Feature
- One Manual Reset Input
- 2% Accuracy Over Load and Temperature
- Undervoltage Lockout (UVLO) Feature
- 20-Pin PowerPAD[™] TSSOP Package
- Thermal Shutdown Protection



NC – No internal connection





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SLVS301B – JUNE 2000 – REVISED OCTOBER 2002

description (continued)

The TPS708xx family of voltage regulators offers very low dropout voltage and dual outputs. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10 μ F low ESR capacitors.

These devices have fixed 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and adjustable voltage options. Regulator 1 can support up to 250 mA, and regulator 2 can support up to 125 mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 230 μ A over the full range of output current and full range of temperature). This LDO family also features a sleep mode; applying a high signal to EN1 or EN2 (enable) shuts down regulator 1 or regulator 2, respectively. When a high signal is applied to both EN1 and EN2, both regulators are in sleep mode, thereby reducing the input current to 2 μ A at T_J = 25°C.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage condition at V_{OUT1} . The PG1 pin can be used to implement a SVS (RESET, POR, or power on reset) for the circuitry supplied by regulator 1. The PG2 pin reports the voltage conditions at V_{OUT2} . The PG2 pin can be used to implement a SVS (power on reset) for the circuitry supplied by regulator 2.

The TPS708xx features a RESET (SVS, POR, or power on reset). RESET output initiates a reset in the event of an undervoltage condition. RESET also indicates the status of the manual reset pin (\overline{MR}). When \overline{MR} is in the logic high state, RESET goes to a high-impedance state after 120 ms delay. To monitor V_{OUT1}, the PG1 output pin can be connected to \overline{MR} . To monitor V_{OUT2}, the PG2 output pin can be connected to \overline{MR} .

The device has an undervoltage lockout UVLO circuit which prevents the internal regulators from turning on until V_{IN1} reaches 2.5V.


Tj	REGULATOR 1 V _O (V)	REGULATOR 2 V _O (V)	TSSOP (PWP)
-40°C to 125°C	3.3 V	1.2 V	TPS70845PWP
	3.3 V	1.5 V	TPS70848PWP
	3.3 V	1.8 V	TPS70851PWP
	3.3 V	2.5 V	TPS70858PWP
	Adjustable (1.22 V to 5.5 V)	Adjustable (1.22 V to 5.5 V)	TPS70802PWP

AVAILABLE OPTIONS

NOTE: The TPS70802 is programmable using external resistor dividers (see application information) The PWP package is available taped and reeled. Add an R suffix to the device type (e.g., TPS70802PWPR).



SLVS301B - JUNE 2000 - REVISED OCTOBER 2002




detailed block diagram - fixed voltage version

NOTE A: For most applications, V_SENSE1 and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be externally connected to V_OUT1 and V_OUT2 respectively as close as possible and V_SENSE2 should be external as a close as possible and V_SENSE2 should be external as a close as possible as a close as possible and V_SENSE2 should be external as a close as possible as a close as to the device. For other implementations, refer to SENSE terminal connection discussion in the application information section.



SLVS301B - JUNE 2000 - REVISED OCTOBER 2002


detailed block diagram - adjustable voltage version





NOTE A: For most applications, FB1 and FB2 should be externally connected to resistor dividers as close as possible to the device. For other implementations, refer to FB terminals connection discussion in the application information section.



RESET timing diagram







PG1 timing diagram


NOTES: A. V_{PG1} is the minimum input voltage for a valid PG1. The symbol V_{PG1} is not currently listed within EIA or JEDEC standards for semiconductor symbology.

B. V_{IT} – Trip voltage is typically 5% lower than the output voltage (95%V_O) V_{IT} – to V_{IT} + is the hysteresis voltage.



SLVS301B - JUNE 2000 - REVISED OCTOBER 2002

PG2 timing diagram (assuming V_{IN1} already powered up)



NOTE A: VIT - Trip voltage is typically 5% lower than the output voltage (95% VO) VIT- to VIT+ is the hysteresis voltage.

TERMINAL					
NAME	NO.	1/0	DESCRIPTION		
EN1	5	Ι	Active low enable for VOUT1		
EN2	6	I	Active low enable for VOUT2		
GND	8		Ground		
MR	4	Ι	Manual reset input, active low, pulled up internally		
NC	1, 11, 20		No connection		
PG1	16	0	Open drain output, low when V_{OUT1} voltage is less than 95% of the nominal regulated voltage		
PG2	15	0	Dpen drain output, low when V_{OUT2} voltage is less than 95% of the nominal regulated voltage		
RESET	7	I	Open drain output, SVS (power on reset) signal, active low		
V _{IN1}	2, 3	I	Input voltage of regulator 1		
V _{IN2}	9, 10	I	Input voltage of regulator 2		
VOUT1	18, 19	0	Output voltage of regulator 1		
VOUT2	12, 13	0	Output voltage of regulator 2		
V _{SENSE2} /FB2	14	I	Regulator 2 output voltage sense/ regulator 2 feedback for adjustable		
V _{SENSE1} /FB1	17	I	Regulator 1 output voltage sense/ regulator 1 feedback for adjustable		

Terminal Functions



detailed description

The TPS708xx low dropout regulator family provides dual regulated output voltages with independent enable functions. These devices provide fast transient response and high accuracy with small output capacitors, while drawing low quiescent current. Other features are integrated SVS (power-on reset, RESET) and power good (PG1, PG2) that monitor output voltages and provide logic output to the system. These differentiated features provide a complete power solution.

The TPS708xx, unlike many other LDOs, features very low quiescent current which remains virtually constant even with varying loads. Conventional LDO regulators use a PNP pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). The TPS708xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and stable over the full load range.

pin functions

enable (EN1 and EN2)

The \overline{EN} terminals are inputs which enable or shut down each respective regulator. If \overline{EN} is at a voltage high signal the respective regulator is in shutdown mode. When \overline{EN} goes to voltage low, then the respective regulator is enabled.

power good (PG1 and PG2)

The PG terminals are open drain, active high outputs which indicate the status of each respective regulator. When the V_{OUT1} reaches 95% of its regulated voltage, PG1 goes to a high impedance state. When the V_{OUT2} reaches 95% of its regulated voltage, PG2 goes to a high impedance state. Each PG goes to a low impedance state when its respective output voltage is pulled below 95% (i.e., over load condition) of its regulated voltage. The open drain outputs of the PG terminals require a pullup resistor.

manual reset pin (MR)

 $\overline{\text{MR}}$ is an active low input terminal used to trigger a reset condition. When $\overline{\text{MR}}$ is pulled to logic low, a POR (RESET) occurs. The terminal has a 6-µA pullup current to V_{IN1}.

sense (V_{SENSE1}, V_{SENSE2})

The sense terminals of fixed-output options must be connected to the regulator outputs, and the connection should be as short as possible. Internally, the sense terminal connects to high-impedance wide-bandwidth amplifiers through a resistor-divider network and noise pickup feeds through to the regulator output. It is essential to route the sense connection in such a way as to minimize/avoid noise pickup. Adding RC networks between sense terminals and V_{OUTS} to filter noise is not recommended because it can cause the regulators to oscillate.

FB1 and FB2

FB1 and FB2 are input terminals used for adjustable-output devices and must be connected to the external feedback resistor divider. FB1 and FB2 connections should be as short as possible. It is essential to route them in such a way as to minimize/avoid noise pickup. Adding RC networks between FB terminals and V_{OUTS} to filter noise is not recommended because it can cause the regulators to oscillate.

RESET indicator

The TPS708xx features a RESET (SVS, POR, or power on reset). RESET can be used to drive power on reset circuitry or a low-battery indicator. RESET is an active low, open drain output which indicates the status of the manual reset pin (\overline{MR}). When \overline{MR} is in high impedance state, RESET goes to a high impedance state after a 120 ms delay. To monitor V_{OUT1}, the PG1 output pin can be connected to \overline{MR} . To monitor V_{OUT1}, the PG1 output of the RESET terminal requires a pullup resistor. If RESET is not used, it can be left floating.



SLVS301B – JUNE 2000 – REVISED OCTOBER 2002

detailed description (continued)

V_{IN1} and V_{IN2}

VIN1 and VIN2 are inputs to each regulator. Internal bias voltages are powered by VIN1.

V_{OUT1} and V_{OUT2}

V_{OUT1} and V_{OUT2} are output terminals of each regulator.

absolute maximum ratings over operating junction temperature (unless otherwise noted)[†]

Input voltage range [‡] : V _{IN1}	
V _{IN2} Voltage range at EN1, EN2	
Output voltage range (V _{OUT1} , V _{SENSE1})	
Output voltage range (V _{OUT2} , V _{SENSE2})	
Maximum RESET, PG1, PG2 voltage	
Maximum MR voltage	
Peak output current	Internally limited
Continuous total power dissipation	
Operating virtual junction temperature range, T _J	–40°C to 150°C
Storage temperature range, T _{stg}	–65°C to 150°C
ESD rating, HBM	2 kV

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

‡ All voltages are tied to network ground.

DISSIPATION RATING TABLE AIR FLOW T_A ≤ 25°C T_A = 70°C PACKAGE **DERATING FACTOR** T_A = 85°C (CFM) 3.067 W 30.67 mW/°C 1.687 W 1.227 W 0 **PWP**§ 250 4.115 W 41.15 mW/°C 2.265 W 1.646 W

[§] This parameter is measured with the recommended copper heat sink pattern on a 4-layer PCB, 1 oz. copper on 4-in × 4-in ground layer. For more information, refer to TI technical brief SLMA002.

recommended operating conditions

	MIN	MAX	UNIT
Input voltage, VI [†]	2.7	6	V
Output current, IO (regulator 1)	0	250	mA
Output current, IO (regulator 2)		125	mA
Output voltage range (for adjustable option)		5.5	V
Operating virtual junction temperature, T _J		125	°C

 $\overline{1}$ To calculate the minimum input voltage for maximum output current, use the following equation: $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$.



SLVS301B - JUNE 2000 - REVISED OCTOBER 2002

electrical characteristics over recommended operating junction temperature ($T_J = -40^{\circ}C$ to 125°C) V_{IN1} or $V_{IN2} = V_{O(nom)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$, $C_O = 33 \mu$ F(unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Reference voltage	2.7 V < V _{IN} < 6 V, FB connected to V _O T _J = 25°C		1.22			
		2.7 V < V _{IN} < 6 V, FB connected to V _O	1.196		1.244		
	4.03/1	$2.7 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}, \qquad \text{T}_{\text{J}} = 25^{\circ}\text{C}$		1.2			
	1.2 V output	2.7 V < VI < 6 V	1.176		1.224		
	4 = 1/2 - 1 - 1	$2.7 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}, \qquad \text{T}_{\text{J}} = 25^{\circ}\text{C}$		1.5		V	
Vo Output voltage	1.5 V output	2.7 V < V _I < 6 V	1.47		1.53		
(see Notes 1 and 3)	4.03/1	2.8 V < V _I < 6 V, T _J = 25°C		1.8			
	1.8 V output	2.8 V < VI < 6 V	1.764		1.836		
		$3.5 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}, \qquad \text{T}_{\text{J}} = 25^{\circ}\text{C}$		2.5			
	2.5 V output	3.5 V < V _I < 6 V	2.45		2.55		
		$4.3 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}, \qquad \text{T}_{\text{J}} = 25^{\circ}\text{C}$		3.3		δ V	
	3.3 V output	4.3 V < VI < 6 V	3.234		3.366		
Quiescent current (GND current) for regulator 1 and regulator 2, EN1 = EN2 = 0 V, (see Note 1)		See Note 3, $T_J = 25^{\circ}C$		190		μA	
		See Note 3		230	230		
Output voltage line regulation ($\Delta V_O/V_O$) for regulator 1 and regulator 2 (see Note 2)		V_{O} + 1 V < $V_{I} \le 6$ V, T_{J} = 25°C, See Note 1		0.01%			
		V_{O} + 1 V < $V_{I} \le 6$ V, See Note 1			0.1%	6 V	
Load regulation for VOUT1 and VOUT2		T _J = 25°C		1		mV	
	Regulator 1			65			
V _n Output noise voltage	Regulator 2	BW = 300 Hz to 50 kHz, $C_O = 33 \mu F$, $T_J = 25^{\circ}C$		65		μVrms	
2 · · · · · · · ·	Regulator 1			1.6	1.9	A	
Output current limit	Regulator 2	$V_{O} = 0 V$		0.750	1		
Thermal shutdown junction temperature				150		°C	
	Regulator 1 and	$\overline{\text{EN1}} = \text{V}_{\text{I}}, \overline{\text{EN2}} = \text{V}_{\text{I}}, \text{T}_{\text{J}} = 25^{\circ}\text{C}$			2		
I(standby) Standby current	Regulator 2	$\overline{\text{EN1}} = V_{I}, \overline{\text{EN2}} = V_{I}$	1		6	μΑ	
	Regulator 1	$f = 1 \text{ kHz}, C_0 = 33 \mu\text{F}, T_J = 25^{\circ}\text{C},$ $I_{OUT1} = 250 \text{ mA}$	60 50				
PSRR Power supply ripple rejection	Regulator 2	$f = 1 \text{ kHz}, C_0 = 33 \mu\text{F}, T_J = 25^{\circ}\text{C},$ IOUT2 = 125 mA			dB		
RESET terminal							
Minimum input voltage for valid RESET		$I_{(RESET)} = 300 \ \mu A, \qquad V_{(RESET)} \le 0.8 \ V$		1.0	1.3	V	
t(RESET)		RESET pulse duration	80	120	160	ms	
Output low voltage		V _I = 3.5 V, I _(RESET) = 1 mA		0.15	0.4	V	
Leakage current		V(RESET) = 6 V	1		1	μA	

NOTES: 1. Minimum input operating voltage is 2.7 V or VO(typ) + 1 V, whichever is greater. Maximum input voltage = 6 V, minimum output current 1 mA.

2. If $V_O < 1.8$ V then $V_{Imax} = 6$ V, $V_{Imin} = 2.7$ V:

Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{Imax} - 2.7 V)}{100} \times 1000$$

If V_O > 2.5 V then V_{Imax} = 6 V, V_{Imin} = Vo + 1 V:

Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{Imax} - (V_O + 1))}{100} \times 1000$$

3. $I_O = 1$ mA to 250 mA for regulator 1 and 1 mA to 125 mA for regulator 2.



SLVS301B - JUNE 2000 - REVISED OCTOBER 2002

electrical characteristics over recommended operating junction temperature (T_J = -40°C to 125°C) V_{IN1} or $V_{IN2} = V_{O(nom)} + 1 V$, $I_O = 1 mA$, $\overline{EN} = 0$, $C_O = 33 \mu$ F(unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS		TYP	MAX	UNIT
UVLO threshold		2.4		2.65	V
FB terminal					
Input current – TPS70202	FB = 1.8 V		1		μΑ
PG1/PG2 terminal		•			
Minimum input voltage for valid PGx	I _(PGx) = 300 μA, V _{(PGx}) ≤ 0.8 V		1.0	1.3	V
Trip threshold voltage	V _O decreasing	92%	95%	98%	VO
Hysteresis voltage	Measured at V _O		0.5%		VO
^t r(PGx)	Rising edge deglitch		30		μs
Output low voltage	V _I = 2.7 V, I _(PGx) = 1 mA		0.15	0.4	V
Leakage current	V _(PGx) = 6 V			1	μΑ
EN1/EN2 terminal					
High-level ENx input voltage		2			V
Low-level ENx input voltage				0.7	V
Input current (ENx)		-1		1	μΑ
MR terminal					
High-level input voltage		2			V
Low-level input voltage				0.7	V
Pullup current source			6		μΑ
V _{OUT1} terminal					
	I _O = 250 mA, V _{IN1} = 3.2 V, T _J = 25°C		83		
Dropout voltage (see Note 4)	I _O = 250 mA, V _{IN1} = 3.2 V			140	mV
Peak output current	2 ms pulse width		750		mA
Discharge transistor current	V _{OUT1} = 1.5 V		7.5		mA
V _{OUT2} terminal					
Peak output current	2 ms pulse width		375		mA
Discharge transistor current	V _{OUT2} = 1.5 V		7.5		mA

NOTE 4: Input voltage (V_{IN1} or V_{IN2}) = $V_O(Typ) - 100$ mV. For the 1.5-V, 1.8-V and 2.5-V regulators, the dropout voltage is limited by input voltage range. The 3.3 V regulator input voltage is set to 3.2 V to perform this test.




SLVS301B - JUNE 2000 - REVISED OCTOBER 2002

TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
Ve	Output voltage	vs Output current	1 – 3
Vo		vs Junction temperature	4 – 5
	Ground current	vs Junction temperature	6
PSRR	Power supply rejection ratio	vs Frequency	7 – 10
	Output spectral noise density	vs Frequency	11 – 14
Z ₀	Output impedance	vs Frequency	15 – 18
	Dressettuckers	vs Junction temperature	19, 20
	Dropout voltage	vs Input voltage	21, 22
	Load transient response		23, 24
	Line transient response		25, 26
VO	Output voltage	vs Time (start-up)	27, 28
	Equivalent series resistance (ESR)	vs Output current	30 – 33







SLVS301B - JUNE 2000 - REVISED OCTOBER 2002




























TYPICAL CHARACTERISTICS





Figure 29. Test Circuit for Typical Regions of Stability

[†] Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.



TYPICAL CHARACTERISTICS



† Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

SLVS301B - JUNE 2000 - REVISED OCTOBER 2002

APPLICATION INFORMATION

timing diagrams


The following figures provide a timing diagram of how this device functions in different configurations.


application conditions not shown in block diagram:

 V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO} . PG2 is tied to MR.

explanation of timing diagrams:

 $\overline{\text{EN1}}$ and $\overline{\text{EN2}}$ are initially high; therefore, both regulators are off, and PG1 and PG2 (tied to $\overline{\text{MR}}$) are at logic low. Since $\overline{\text{MR}}$ is at logic low, $\overline{\text{RESET}}$ is also at logic low. When $\overline{\text{EN1}}$ is taken to logic low, V_{OUT1} turns on. Later, when $\overline{\text{EN2}}$ is taken to logic low, V_{OUT2} turns on. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 goes to logic high. When V_{OUT2} reaches 95% of its regulated output voltage, PG2 (tied to $\overline{\text{MR}}$) goes to logic high. When V_{IN1} is greater than V_{UVLO} and $\overline{\text{MR}}$ (tied to PG2) is at logic high, $\overline{\text{RESET}}$ is pulled to logic high after a 120 ms delay. When $\overline{\text{EN1}}$ and $\overline{\text{EN2}}$ are returned to logic high, both devices power down and both PG1, PG2 (tied to $\overline{\text{MR2}}$), and $\overline{\text{RESET}}$ return to logic low.





NOTES: A. t1 – Time at which V_{IN} is greater than V_{UVLO} and \overline{MR} is logic high. B. The timing diagrams are not drawn to scale.






APPLICATION INFORMATION


application conditions not shown in block diagram:

 V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than V_{UVLO} . \overline{MR} is initially logic high but is eventually toggled.

explanation of timing diagrams:

 $\overline{\text{EN1}}$ and $\overline{\text{EN2}}$ are initially high; therefore, both regulators are off, and PG1 and PG2 are at logic low. Since V_{IN1} is greater than V_{UVLO} and $\overline{\text{MR}}$ is at logic high, RESET is also at logic high. When $\overline{\text{EN2}}$ is taken to logic low, V_{OUT2} turns on. Later, when $\overline{\text{EN1}}$ is taken to logic low, V_{OUT2} turns on. Later, when $\overline{\text{EN1}}$ is taken to logic low, V_{OUT1} turns on. When V_{OUT2} reaches 95% of its regulated output voltage, PG2 goes to logic high. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 goes to logic high. When $\overline{\text{MR}}$ is taken to logic low, RESET is taken low. When $\overline{\text{MR}}$ returns to logic high, $\overline{\text{RESET}}$ returns to logic high after a 120 ms delay.





B. The timing diagrams are not drawn to scale.





APPLICATION INFORMATION


application conditions not shown in block diagram:


 V_{IN1} and V_{IN2} are tied to same fixed input voltage greater than V_{UVLO} PG1 is tied to MR.

explanation of timing diagrams:

 $\overline{\text{EN1}}$ and $\overline{\text{EN2}}$ are initially high; therefore, both regulators are off, and PG1 (tied to MR) and PG2 are at logic low. Since $\overline{\text{MR}}$ is at logic low, $\overline{\text{RESET}}$ is also at logic low. When $\overline{\text{EN2}}$ is taken to logic low, V_{OUT2} turns on. Later, when $\overline{\text{EN1}}$ is taken to logic low, V_{OUT2} turns on. Later, when $\overline{\text{EN1}}$ is taken to logic low, V_{OUT2} turns on. When V_{OUT2} reaches 95% of its regulated output voltage, PG2 goes to logic high. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 goes to logic high. When V_{IN1} is greater than V_{UVLO} and MR (tied to PG2) is at logic high, RESET is pulled to logic high after a 120 ms delay. When a fault on V_{OUT1} causes it to fall below 95% of its regulated output voltage, PG1 (tied to MR) goes to logic low. Since MR is logic low, RESET goes to logic low. V_{OUT2} is unaffected.

EN2





B. The timing diagrams are not drawn to scale.





APPLICATION INFORMATION

input capacitor

For a typical application, an input bypass capacitor $(0.1 \ \mu\text{F} - 1 \ \mu\text{F})$ is recommended. This capacitor will filter any high frequency noise generated in the line. For fast transient condition where droop at the input of the LDO may occur due to high inrush current, it is recommended to place a larger capacitor at the input as well. The size of this capacitor is dependent on the output current and response time of the main power supply, as well as the distance to the V_I pins of the LDO.

output capacitor

As with most LDO regulators, the TPS708xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance values are 10 μ F ceramic capacitors with an ESR (equivalent series resistance) between 50-m Ω and 2.5- Ω or 6.8- μ F tantalum capacitors with ESR between 250 m Ω and 4 Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors with capacitance values greater than 10 μ F are all suitable, provided they meet the requirements described above. Larger capacitors provide a wider range of stability and better load transient response. Below is a partial listing of surface-mount capacitors usable with the TPS708xx for fast transient response application.

This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high-output current and/or high-load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

VALUE	MFR.	MAX ESR [†]	PART NO.
22 µF	Kermet	$345 \text{ m}\Omega$	7495C226K0010AS
33 µF	Sanyo	100 m Ω	10TPA33M
47 μF	Sanyo	100 m Ω	6TPA47M
68 µF	Sanyo	$45 \text{ m}\Omega$	10TPC68M

ESR and transient response

LDOs typically require an external output capacitor for stability. In fast transient response applications, capacitors are used to support the load current while LDO amplifier is responding. In most applications, one capacitor is used to support both functions.

Besides its capacitance, every capacitor also contains parasitic impedances. These parasitic impedances are resistive as well as inductive. The resistive impedance is called equivalent series resistance (ESR), and the inductive impedance is called equivalent series inductance (ESL). The equivalent schematic diagram of any capacitor can therefore be drawn as shown in Figure 37.



Figure 37. ESR and ESL

In most cases one can neglect the effect of inductive impedance ESL. Therefore, the following application focuses mainly on the parasitic resistance ESR.



SLVS301B - JUNE 2000 - REVISED OCTOBER 2002

APPLICATION INFORMATION

Figure 38 shows the output capacitor and its parasitic impedances in a typical LDO output stage.




Figure 38. LDO Output Stage With Parasitic Resistances ESR

In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across the capacitor is the same as the output voltage (V(C_O) = V_O). This means no current is flowing into the C_O branch. If I_O suddenly increases (transient condition), the following occurs:

- The LDO is not able to supply the sudden current need due to its response time. Therefore, capacitor CO provides the current for the new load condition (dashed arrow). CO now acts like a battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop will occur at RESR. This voltage is shown as V_{ESR} in Figure 38.
- When C_O is conducting current to the load, initial voltage at the load will be $V_O = V(C_O) V_{ESR}$. Due to the discharge of C_O, the output voltage V_O will drop continuously until the response time t₁ of the LDO is reached and the LDO will resume supplying the load. From this point, the output voltage starts rising again until it reaches the regulated voltage. This period is shown as t₂ in Figure 39.

The figure also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs where number 1 displays the lowest and number 3 displays the highest ESR.

From above, the following conclusions can be drawn:

- The higher the ESR, the larger the droop at the beginning of load transient.
- The smaller the output capacitor, the faster the discharge time and the bigger the voltage droop during the LDO response period.



APPLICATION INFORMATION

conclusion

To minimize the transient output droop, capacitors must have a low ESR and be large enough to support the minimum output voltage requirement.




Figure 39. Correlation of Different ESRs and Their Influence to the Regulation of V_O at a Load Step From Low-to-High Output Current



SLVS301B - JUNE 2000 - REVISED OCTOBER 2002

APPLICATION INFORMATION

programming the TPS70802 adjustable LDO regulator


The output voltage of the TPS70802 adjustable regulators is programmed using an external resistor divider as shown in Figure 40.

Resistors R1 and R2 should be chosen for approximately 50-uA divider current. Lower value resistors can be used, but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at the sense terminal increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at approximately 50 μ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2$$

where

 $V_{ref} = 1.224 V typ$ (the internal reference voltage)



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	31.6	30.1	kΩ
3.3 V	51.1	30.1	kΩ
3.6 V	59.0	30.1	kΩ

Figure 40. TPS70802 Adjustable LDO Regulator Programming

regulator protection

Both TPS708xx PMOS-pass transistors have built-in back diodes that conduct reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS708xx also features internal current limiting and thermal protection. During normal operation, the TPS708xx regulator 1 limits output current to approximately 1.6 A (typ) and regulator 2 limits output current to approximately 750 mA (typ). When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.



APPLICATION INFORMATION

power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_{D} , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$

where

T_Jmax is the maximum allowable junction temperature.

 $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package, i.e., 32.6°C/W for the 20-terminal PWP with no airflow.

T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \times \mathsf{I}_{\mathsf{O}}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.




SLVS301B – JUNE 2000 – REVISED OCTOBER 2002

MECHANICAL DATA

PWP (R-PDSO-G**)

PowerPAD[™] PLASTIC SMALL-OUTLINE PACKAGE

20-PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusions.

D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.


E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PWP (R-PDSO-G20)

PowerPAD[™] PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. For additional information on the PowerPAD[™] package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, *PowerPAD Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD Made Easy*, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated