


AUTOSWITCHING POWER MUX

FEATURES

- Two-Input, One-Output Power Multiplexer With Low r_{DS(on)} Switches:
 - 84 m Ω Typ (TPS2111)
 - 120 m Ω Typ (TPS2110)
- Reverse and Cross-Conduction Blocking
- Wide Operating Voltage Range 2.8 V to 5.5 V
- Low Standby Current 0.5-μA Typ
- Low Operating Current 55-μA Typ
- Adjustable Current Limit
- Controlled Output Voltage Transition Times, Limits Inrush Current and Minimizes Output Voltage Hold-Up Capacitance
- CMOS and TTL Compatible Control Inputs
- Manual and Auto-Switching Operating Modes
- Thermal Shutdown
- Available in a TSSOP-8 Package

APPLICATIONS


- PCs
- PDAs
- Digital Cameras
- Modems
- Cell phones
- Digital Radios
- MP3 Players



DESCRIPTION

The TPS211x family of power multiplexers enables seamless transition between two power supplies, such as a battery and a wall adapter, each operating at 2.8–5.5 V and delivering up to 1 A. The TPS211x family includes extensive protection circuitry, including user-programmable current limiting, thermal protection, inrush current control, seamless supply transition, cross-conduction blocking, and reverse-conduction blocking. These features greatly simplify designing power multiplexer applications.

TYPICAL APPLICATION



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

FEATURE		TPS2110	TPS2111	TPS2112	TPS2113	TPS2114	TPS2115
Current Limit Adjustment Range		0.31-0.75A	0.63-1.25A	0.31-0.75A	0.63-1.25A	0.31-0.75A	0.63-1.25A
Cuitabia a asa da s	Manual	Yes	Yes	No	No	Yes	Yes
Switching modes	Automatic	Yes	Yes	Yes	Yes	Yes	Yes
Switch Status Output		No	No	Yes	Yes	Yes	Yes
Package		TSSOP-8	TSSOP-8	TSSOP-8	TSSOP-8	TSSOP-8	TSSOP-8

ORDERING INFORMATION

TA	PACKAGE	ORDERING NUMBER(1)	MARKINGS
4000 1- 0500	TOOOD O (DIA)	TPS2110PW	2110
-40°C to 85°C	TSSOP-8 (PW)	TPS2111PW	2111

⁽¹⁾ The PW package is available taped and reeled. Add an R suffix to the device type (e.g., TPS2110PWR) to indicate tape and reel.

PACKAGE DISSIPATION RATINGS

PACKAGE	DERATING FACTOR ABOVE	T _A ≤ 25°C	T _A = 70°C	T _A = 85°C
	T _A = 25°C	POWER RATING	POWER RATING	POWER RATING
TSSOP-8 (PW)	3.87 mW/°C	386.84 mW	212.76 mW	154.73 mW

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		TPS2110, TPS2111
Input voltage range at pins IN1, IN2,	D0, D1, VSNS, ILIM ⁽²⁾	−0.3 V to 6 V
Output voltage range, VO(OUT)(2)		−0.3 V to 6 V
Continuous sutnut surrent la	TPS2110	0.9 A
Continuous output current, IO	TPS2111	1.5 A
Continuous total power dissipation		See Dissipation Rating Table
Operating virtual junction temperature	e range, TJ	-40°C to 125°C
Storage temperature range, T _{Stg}		−65°C to 150°C
Lead temperature soldering 1,6 mm	(1/16 inch) from case for 10 seconds	260°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		N	IN MA	·Χ	UNIT
Language of INIA V	V _{I(IN2)} ≥ 2.8 V	,	1.5 5	.5	.,
Input voltage at IN1, $V_{I(IN1)}$ VI(IN2) < 2.8 V Input voltage at IN2, $V_{I(IN2)}$ VI(IN1) \geq 2.8 V VI(IN1) \leq 2.8 V Input voltage, $V_{I(D0)}$, $V_{I(D1)}$, $V_{I(VSNS)}$ Current limit adjustment range, $I_{O(OUT)}$ TPS2110 TPS2111	V _{I(IN2)} < 2.8 V	2	2.8 5	.5	V
nput voltage at IN2, V _{I(IN2)}	V _{I(IN1)} ≥ 2.8 V	,	1.5 5	.5	.,
	V _{I(IN1)} < 2.8 V	2	2.8 5	.5	V
Input voltage, VI(DO), VI(D1), VI(VSNS)			0 5	.5	V
	TPS2110	0.	31 0.	75	
Current limit adjustment range, I _{O(OUT)}	TPS2111	0.	63 1.:	25	Α
Operating virtual junction temperature, T _J		_	40 1:	25	°C

ELECTROSTATIC DISCHARGE (ESD) PROTECTION

	MIN	MAX	UNIT
Human body model		2	kV
CDM		500	V

⁽²⁾ All voltages are with respect to GND.



ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range, $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$, $R_{ILIM} = 400 \Omega$ (unless otherwise noted)

PARAMETER			TEGT GOVERNO		TPS2110		TPS2111			
		TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
POWER SV	VITCH									
		T _J = 25°C, I _I = 500 mA	$V_{I(IN1)} = V_{I(IN2)} = 5.0 \text{ V}$		120	140		84	110	
	Drain-source on-state resistance (INx–OUT)		$V_{I(IN1)} = V_{I(IN2)} = 3.3 \text{ V}$		120	140		84	110	$\text{m}\Omega$
rna()(1)		1 <u>L</u> = 300 m/	$V_{I(IN1)} = V_{I(IN2)} = 2.8 \text{ V}$		120	140		84	110	
r _{DS(on)} (1)		T 40500	$V_{I(IN1)} = V_{I(IN2)} = 5.0 \text{ V}$			220			150	
	(,	$T_J = 125^{\circ}C$, $I_J = 500 \text{ mA}$	$V_{I(IN1)} = V_{I(IN2)} = 3.3 \text{ V}$			220			150	$\text{m}\Omega$
		1 <u>L</u> = 000 IIIA	$V_{I(IN1)} = V_{I(IN2)} = 2.8 \text{ V}$			220	•	•	150	

⁽¹⁾ The TPS211x can switch a voltage as low as 1.5 V as long as there is a minimum of 2.8 V at one of the input power pins. In this specific case, the lower supply voltage has no effect on the IN1 and IN2 switch on-resistances.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC INPUTS (D0 AND D1)					
VIH High-level input voltage		2			V
V _{IL} Low-level input voltage				0.7	V
	D0 or D1 = High, sink current			1	
Input current at D0 or D1	D0 or D1 = Low, source current	0.5	1.4	5	μΑ
SUPPLY AND LEAKAGE CURRE	NTS			·	
	D1 = High, D0 = Low (IN1 active), $V_{I(IN1)} = 5.5 \text{ V}$, $V_{I(IN2)} = 3.3 \text{ V}$, $I_{O(OUT)} = 0 \text{ A}$		55	90	
Supply current from IN1	D1 = High, D0 = Low (IN1 active), $V_{I(IN1)}$ = 3.3 V, $V_{I(IN2)}$ = 5.5 V, $I_{O(OUT)}$ = 0 A		1	12	μΑ
(operating)	D0 = D1 = Low (IN2 active), $V_{I(IN1)}$ = 5.5 V, $V_{I(IN2)}$ = 3.3 V, $I_{O(OUT)}$ = 0 A			75	μΑ
	D0 = D1 = Low (IN2 active), $V_{I(IN1)}$ = 3.3 V, $V_{I(IN2)}$ = 5.5 V, $I_{O(OUT)}$ = 0 A			1	
	D1 = High, D0 = Low (IN1 active), $V_{I(IN1)}$ = 5.5 V, $V_{I(IN2)}$ = 3.3 V, $I_{O(OUT)}$ = 0 A			1	
Supply current from IN2	D1 = High, D0 = Low (IN1 active), $V_{I(IN1)} = 3.3 \text{ V}$, $V_{I(IN2)} = 5.5 \text{ V}$, $I_{O(OUT)} = 0 \text{ A}$			75	
(operating)	D0 = D1 = Low (IN2 active), $V_{I(IN1)} = 5.5 \text{ V}$, $V_{I(IN2)} = 3.3 \text{ V}$, $I_{O(OUT)} = 0 \text{ A}$		1	12	μΑ
	D0 = D1 = Low (IN2 active), $V_{I(IN1)} = 3.3 \text{ V}$, $V_{I(IN2)} = 5.5 \text{ V}$, $I_{O(OUT)} = 0 \text{ A}$		55	90	
Quiescent current from IN1	D0 = D1 = High (inactive), $V_{I(IN1)} = 5.5 \text{ V}$, $V_{I(IN2)} = 3.3 \text{ V}$, $I_{O(OUT)} = 0 \text{ A}$		0.5	2	
(STANDBY)	D0 = D1 = High (inactive), $V_{I(IN1)} = 3.3 \text{ V}$, $V_{I(IN2)} = 5.5 \text{ V}$, $I_{O(OUT)} = 0 \text{ A}$			1	μΑ
Quiescent current from IN2	D0 = D1 = High (inactive), $V_{I(IN1)} = 5.5 \text{ V}$, $V_{I(IN2)} = 3.3 \text{ V}$, $I_{O(OUT)} = 0 \text{ A}$			1	
(STANDBY)	$D0 = D1 = High \text{ (inactive)}, V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}, V_{I(IN2)} = 0.4 \text{ A}$		0.5	2	μA
Forward leakage current from IN1 (measured from OUT to GND)	D0 = D1 = High (inactive), $V_{I(IN1)}$ = 5.5 V, IN2 open, $V_{O(OUT)}$ = 0 V (shorted), T_{J} = 25°C		0.1	5	μΑ
Forward leakage current from IN2 (measured from OUT to GND)	D0 =D1= High (inactive), $V_{I(IN2)}$ = 5.5 V, IN1 open, $V_{O(OUT)}$ = 0 V (shorted), T_{J} = 25°C		0.1	5	μΑ
Reverse leakage current to INx (measured from INx to GND)	D0 = D1 = High (inactive), $V_{I(INx)} = 0 \text{ V}$, $V_{O(OUT)} = 5.5 \text{ V}$, $T_J = 25^{\circ}\text{C}$		0.3	5	μΑ



ELECTRICAL CHARACTERISTICS Continued

over recommended operating junction temperature range, $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$, $R_{ILIM} = 400 \Omega$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURF	ENT LIMIT CIRCUIT						
	TPS2110	R _{ILIM} = 400 Ω	0.51	0.63	0.80		
	Cummant limit a course of	1752110	R _{ILIM} = 700 Ω	0.30	0.36	0.50	
	Current limit accuracy	TPS2111	R _{ILIM} = 400 Ω	0.95	1.25	1.56	Α
		1752111	R _{ILIM} = 700 Ω	0.47	0.71	0.99	
td	Current limit settling time ⁽¹⁾		Time for short–circuit output current to settle within 10% of its steady state value.		1		ms
	Input current at ILIM		V _{I(ILIM)} = 0 V, I _{O(OUT)} = 0 A	-15		0	μΑ

⁽¹⁾ Not tested in production.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VSNS COMPARATOR	·				
VONO three-baldwelte-re-	V _I (VSNS) ↑	0.78	0.8	0.82	.,
VSNS threshold voltage	VI(VSNS) ↓	0.735	0.755	0.775	V
VSNS comparator hysteresis(1)		30		60	mV
Deglitch of VSNS comparator (both $\uparrow\downarrow$)(1)		90	150	220	μs
Input current	0 V ≤ V _{I(VSNS)} ≤ 5.5 V	-1		1	μΑ
UVLO	·				
N.4 I N.O. I N.4. O.	Falling edge	1.15	1.25		.,
IN1 and IN2 UVLO	Rising edge		1.30	1.35	V
IN1 and IN2 UVLO hysteresis ⁽¹⁾		30	57	65	mV
Laterana IV IV O (the himbon of IV and IVO)	Falling edge	2.4	2.53		.,
Internal V _{DD} UVLO (the higher of IN1 and IN2)	Rising edge		2.58	2.8	V
Internal V _{DD} UVLO hysteresis ⁽¹⁾		30	50	75	mV
UVLO deglitch for IN1, IN2 ⁽¹⁾	Falling edge		110		μs

⁽¹⁾ Not tested in production.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REVERSE CO						
ΔVO(I_block)	Minimum output-to-input voltage difference to block switching	D0 = D1 = high, $V_{I(INx)}$ = 3.3 V. Connect OUT to a 5 V supply through a series 1-k Ω resistor. Let D0 = low. Slowly decrease the supply voltage until OUT connects to IN1.	80	100	120	mV

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMAL SHUTDOWN					
Thermal shutdown threshold(1)	TPS211x is in current limit.	135			
Recovery from thermal shutdown ⁽¹⁾	TPS211x is in current limit.	125			°C
Hysteresis(1)			10		
IN2-IN1 COMPARATORS					
Hysteresis of IN2–IN1 comparator		0.1		0.2	V
Deglitch of IN2–IN1 comparator, (both ↑↓)(1)		90	150	220	μs

⁽¹⁾ Not tested in production.

4



SWITCHING CHARACTERISTICS

over recommended operating junction temperature range, $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$, $R_{ILIM} = 400 \Omega$ (unless otherwise noted)

	242445752	TEOT COLUMN 1		TPS2110			TPS2111			
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
POWE	POWER SWITCH									
t _r	Output rise time from an enable ⁽¹⁾	VI(IN1) = VI(IN2) = 5 V	$T_J = 25^{\circ}C, C_L = 1 \mu F,$ $I_L = 500 \text{ mA},$ See Figure 1(a)	0.5	1.0	1.5	1	1.8	3	ms
t _f	Output fall time from a disable ⁽¹⁾	VI(IN1) = VI(IN2) = 5 V	$T_J = 25^{\circ}C, C_L = 1 \mu F,$ $I_L = 500 \text{ mA},$ See Figure 1(a)	0.35	0.5	0.7	0.5	1	2	ms
tt	Transition time(1)	IN1 to IN2 transition, VI(IN1) = 3.3 V, VI(IN2) = 5 V	T_J = 125°C, C_L = 10 μF, I_L = 500 mA [Measure transition time as 10–90% rise time or from 3.4 V to 4.8 V on VO(OUT)], See Figure 1(b)		40	60		40	60	μs
		IN2 to IN1 transition, VI(IN1) = 5 V, VI(IN2) = 3.3 V			40	60		40	60	
^t PLH1	Turn-on propagation delay from enable ⁽¹⁾	V _I (IN1) = V _I (IN2) = 5 V Measured from enable to 10% of V _O (OUT)	$T_J = 25^{\circ}C, C_L = 10 \mu F,$ $I_L = 500 \text{ mA},$ See Figure 1(a)		0.5			1		ms
^t PHL1	Turn-off propagation delay from a disable ⁽¹⁾	V _I (IN1) = V _I (IN2) = 5 V, Measured from disable to 90% of V _O (OUT)	$T_J = 25^{\circ}C, C_L = 10 \mu F,$ $I_L = 500 \text{ mA},$ See Figure 1(a)		3			5		ms
^t PLH2	Switch-over rising propagation delay ⁽¹⁾	Logic 1 to Logic 0 transition on D1, VI(IN1) = 1.5 V, VI(IN2) = 5 V, VI(D0) = 0 V, Measured from D1 to 10% of VO(OUT)	$T_J = 25^{\circ}C$, $C_L = 10 \mu F$, $I_L = 500 \text{ mA}$, See Figure 1(c)		0.17	1		0.17	1	ms
tPHL2	Switch-over falling propagation delay(1)	Logic 0 to Logic 1 transition on D1, VI(IN1) = 1.5V, VI(IN2) = 5V, VI(D0) = 0 V, Measured from D1 to 90% of VO(OUT)	$T_J = 25^{\circ}C$, $C_L = 10 \mu F$, $I_L = 500 \text{ mA}$, See Figure 1(c)	2	3	10	2	5	10	ms

⁽¹⁾ Not tested in production.



TRUTH TABLE

D1	D0	V _{I(VSNS)} > 0.8V	$V_{I(IN2)} > V_{I(IN1)}$	OUT(1)	
0	0	X	X	IN2	
0	1	YES	X	IN1	
0	1	NO	NO	IN1	
0	1	NO	YES	IN2	
1	0	X	X	IN1	
1	1	X	X	Hi-Z	


⁽¹⁾The under-voltage lockout circuit causes the output to go Hi-Z if the selected power supply does not exceed the IN1/IN2 UVLO, or if neither of the supplies exceeds the internal VDD UVLO.

Terminal Functions

TERMINAL			DECORIDATION		
NAME	NO.	1/0	DESCRIPTION		
D0	1	1	TTL and CMOS compatible input pins. Each pin has a 1-μA pull-up. The truth table shown above illustrates the		
D1	2	1	functionality of D0 and D1.		
GND	5	1	Ground		
IN1	8	-	Primary power switch input. The IN1 switch can be enabled only if the IN1 supply is above the UVLO threshold and at least one supply exceeds the internal $V_{\mbox{DD}}$ UVLO.		
IN2	6	I	Secondary power switch input. The IN2 switch can be enabled only if the IN2 supply is above the UVLO threshold and at least one supply exceeds the internal V _{DD} UVLO.		
ILIM	4	I	A resistor R_{ILIM} from ILIM to GND sets the current limit I_L to 250/ R_{ILIM} and 500/ R_{ILIM} for the TPS2110 and TPS2111, respectively.		
OUT	7	0	Power switch output		
VSNS	3	I	In the auto-switching mode (D0 = 1, D1 = 0), an internal power FET connects OUT to IN1 if the VSNS voltage is greater than 0.8 V. Otherwise, the FET connects OUT to the higher of IN1 and IN2. The truth table shown above illustrates the functionality of VSNS.		





FUNCTIONAL BLOCK DIAGRAM





PARAMETER MEASUREMENT INFORMATION








Figure 1. Propagation Delays and Transition Timing Waveforms

8






Figure 2




Figure 3



OUTPUT SWITCHOVER VOLTAGE DROOP V_{I(DO)} 5 V -2V/Div TPS2111PW $0.1 \, \mu F$ f = 580 Hz 90% Duty Cycle D0 IN1 2 V_{I(D1)} D1 OUT 2V/Div 3 VSNS IN2 50 Ω ILIM GND $C_L = 1 \mu F$ $\mathbf{400}~\Omega$ V_{O(OUT)} $0.1 \mu F$ 2V/Div $\textbf{C}_{\boldsymbol{L}}=\textbf{0}\;\mu\textbf{F}$


Output Switchover Voltage Droop Test Circuit


Figure 4

t - Time - 40 μs/div



OUTPUT SWITCHOVER VOLTAGE DROOP







Output Switchover Voltage Droop Test Circuit

Figure 5



INRUSH CURRENT vs LOAD CAPACITANCE








Output Capacitor Inrush Current Test Circuit


Figure 6



















Figure 12



APPLICATION INFORMATION

Some applications have two energy sources, one of which should be used in preference to another. Figure 13 shows a circuit that will connect IN1 to OUT until the voltage at IN1 falls below a user-specified threshold. Once the voltage on IN1 falls below this threshold, the TPS2110/1 will select the higher of the two supplies. This usually means that the TPS2110/1 will swap to IN2.




Figure 13. Auto-Selecting for a Dual Power Supply Application

In Figure 14, the multiplexer selects between two power supplies based upon the EN1 logic signal. OUT connects to IN1 if EN1 is logic 1, otherwise OUT connects to IN2. The logic thresholds for the D1 terminal are compatible with both TTL and CMOS logic.




Figure 14. Manually Switching Power Sources



DETAILED DESCRIPTION

AUTO-SWITCHING MODE

D0 equal to logic 1 and D1 equal to logic 0 selects the auto-switching mode. In this mode, OUT connects to IN1 if $V_{I(VSNS)}$ is greater than 0.8 V, otherwise OUT connects to the higher of IN1 and IN2.

The VSNS terminal includes hysteresis equal to 3.75–7.5% of the threshold selected for transition from the primary supply to the higher of the two supplies. This hysteresis helps avoid repeated switching from one supply to the other due to resistive drops.

MANUAL SWITCHING MODE

D0 equal to logic 0 selects the manual-switching mode. In this mode, OUT connects to IN1 if D1 is equal to logic 1, otherwise OUT connects to IN2.

N-CHANNEL MOSFETs

Two internal high-side power MOSFETs implement a single-pole double-throw (SPDT) switch. Digital logic selects the IN1 switch, IN2 switch, or no switch (Hi-Z state). The MOSFETs have no parallel diodes so output-to-input current cannot flow when the FET is off. An integrated comparator prevents turn-on of a FET switch if the output voltage is greater than the input voltage.

CROSS-CONDUCTION BLOCKING

The switching circuitry ensures that both power switches will never conduct at the same time. A comparator monitors the gate-to-source voltage of each power FET and allows a FET to turn on only if the gate-to-source voltage of the other FET is below the turn-on threshold voltage.

REVERSE-CONDUCTION BLOCKING

When the TPS211x switches from a higher-voltage supply to a lower-voltage supply, current can potentially flow back from the load capacitor into the lower-voltage supply. To minimize such reverse conduction, the TPS211x will not connect a supply to the output until the output voltage has fallen to within 100 mV of the supply voltage. Once a supply has been connected to the output, it will remain connected regardless of output voltage.

CHARGE PUMP

The higher of supplies IN1 and IN2 powers the internal charge pump. The charge pump provides power to the current limit amplifier and allows the output FET gate voltage to be higher than the IN1 and IN2 supply voltages. A gate voltage that is higher than the source voltage is necessary to turn on the N-channel FET.

CURRENT LIMITING

A resistor R_{ILIM} from ILIM to GND sets the current limit to 250/ R_{ILIM} and 500/R_{ILIM} for the TPS2110 and TPS2111, respectively. Setting resistor R_{ILIM} equal to zero is not recommended as that disables current limiting.

OUTPUT VOLTAGE SLEW-RATE CONTROL

The TPS2110/1 slews the output voltage at a slow rate when OUT switches to IN1 or IN2 from the Hi-Z state (see *Truth Table*).). A slow slew rate limits the inrush current into the load capacitor. High inrush currents can glitch the voltage bus and cause a system to hang up or reset. It can also cause reliability issues—like pit the connector power contacts, when hot plugging a load like a PCI card. The TPS2110/1 slews the output voltage at a much faster rate when OUT switches between IN1 and IN2. The fast rate minimizes the output voltage droop and reduces the output voltage hold-up capacitance requirement.




MECHANICAL DATA

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated