## 10-BIT, 4 ANALOG INPUT, 6 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER

## FEATURES

- High-Speed 6 MSPS ADC
- 4 Analog Inputs
- Simultaneous Sampling of 4 Single-Ended Signals or 2 Differential Signals or Combination of Both
- Differential Nonlinearity Error: $\pm 1$ LSB
- Integral Nonlinearity Error: $\pm 1.5$ LSB
- Signal-to-Noise and Distortion Ratio: 59 dB at $f_{l}=2 \mathrm{MHz}$
- Auto-Scan Mode for 2, 3, or 4 Inputs
- 3-V or 5-V Digital Interface Compatible
- Low Power: 216 mW Max
- 5-V Analog Single Supply Operation
- Internal Voltage References . . . 50 PPM $/{ }^{\circ} \mathrm{C}$ and $\pm 5 \%$ Accuracy
- Glueless DSP Interface
- Parallel $\mu$ C/DSP Interface
- Integrated FIFO
- Available in TSSOP Package
- Pin Compatible With 12-Bit THS1206


## APPLICATIONS

- Radar Applications
- Communications
- Control Applications
- High-Speed DSP Front-End
- Automotive Applications


## DESCRIPTION

The THS10064 is a CMOS, low-power, 10-bit, 6 MSPS analog-to-digital converter (ADC). The speed, resolution, bandwidth, and single-supply operation are suited for applications in radar, imaging, high-speed acquisition, and communications. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal control registers are used to program the ADC into the desired mode. The THS10064 consists of four analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured to single-ended or differential inputs. An integrated 16 word deep FIFO allows the storage of data in order to improve data transfers to the processor. Internal reference voltages for the ADC ( 1.5 V and 3.5 V ) are provided.

An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. Two different conversion modes can be selected. In single conversion mode, a single and simultaneous conversion of up to four inputs can be initiated by using the single conversion start signal (CONVST). The conversion clock in single conversion mode is generated internally using a clock oscillator circuit. In continuous conversion mode, an external clock signal is applied to the CONV_CLK input of the THS10064. The internal clock oscillator is switched off in continuous conversion mode.

The THS10064C is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, and the THS10064l is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. THS10064

SLAS255B - DECEMBER 1999 - REVISED DECEMBER 2002

## ORDERING INFORMATION

| $\mathbf{T}_{\mathbf{A}}$ | PACKAGED DEVICE |
| :---: | :---: |
|  | TSSOP <br> (DA) |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | THS10064CDA |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | THS10064IDA |

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

|  |  |  | THS10064 |
| :---: | :---: | :---: | :---: |
|  | DGND to DV ${ }_{\text {D }}$ |  | -0.3 V to 6.5 V |
| Supply voltage range | BGND to BV ${ }_{\text {DD }}$ |  | -0.3 V to 6.5 V |
|  | AGND to $\mathrm{AV}_{\text {DD }}$ |  | -0.3 V to 6.5 V |
| Analog input voltage ran |  |  | AGND -0.3 V to $\mathrm{AV}_{\mathrm{DD}}+1.5 \mathrm{~V}$ |
| Reference input voltag |  |  | $-0.3 \mathrm{~V}+\mathrm{AGND}$ to $\mathrm{AV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital input voltage ra |  |  | -0.3 to $\mathrm{BV}_{\mathrm{DD}} / \mathrm{DV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating virtual junctio | emperature rang | e, $\mathrm{T}_{\mathrm{J}}$ | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| perating free-air te | re range $\mathrm{T}_{\text {A }}$ | THS10064C | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| erating free-air te | range, | THS10064I | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage temperature r | e, $\mathrm{T}_{\text {stg }}$ |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead temperature 1,6 | (1/16 inch) from | case for 10 seconds | $260^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listedunder "absolute maximum ratings" may cause permanentdamage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

| POWER SUPPLY |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{AV}_{\mathrm{DD}}$ | 4.75 | 5 | 5.25 | V |
|  | DV ${ }_{\text {DD }}$ | 3 | 3.3 | 5.25 |  |
|  | BVDD | 3 | 3.3 | 5.25 |  |


| ANALOG AND REFERENCE INPUTS | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Analog input voltage in single-ended configuration | VREFM |  | $\mathrm{V}_{\text {REFP }}$ | V |
| Common-mode input voltage $\mathrm{V}_{\mathrm{CM}}$ in differential configuration | 1 | 2.5 | 4 | V |
| External reference voltage, VREFP (optional) |  | 3.5 | $\mathrm{AV}_{\text {DD }}-1.2$ | V |
| External reference voltage, $\mathrm{V}_{\text {REFM }}$ (optional) | 1.4 | 1.5 |  | V |
| Input voltage difference, REFP - REFM |  | 2 |  | V |


| DIGITAL INPUTS |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ | $B V_{D D}=3.3 \mathrm{~V}$ | 2 |  |  | V |
|  | $B V_{D D}=5.25 \mathrm{~V}$ | 2.6 |  |  | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ | $B V_{D D}=3.3 \mathrm{~V}$ |  |  | 0.6 | V |
|  | $B V_{D D}=5.25 \mathrm{~V}$ |  |  | 0.6 | V |
| Input CONV_CLK frequency | DV ${ }_{\text {DD }}=3 \mathrm{~V}$ to 5.25 V | 0.1 |  | 6 | MHz |
| CONV_CLK pulse duration, clock high, $\mathrm{t}_{\text {w }}(\mathrm{CONV}$ _CLKH) | $\mathrm{DV}_{\mathrm{DD}}=3 \mathrm{~V}$ to 5.25 V | 80 | 83 | 5000 | ns |
| CONV_CLK pulse duration, clock low, $\mathrm{t}_{\text {w }}$ (CONV_CLKL) | DV ${ }_{\text {D }}=3 \mathrm{~V}$ to 5.25 V | 80 | 83 | 5000 | ns |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | THS10064CDA | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
|  | THS10064IDA | -40 |  | 85 |  |

www.ti.com

## ELECTRICAL CHARACTERISTICS

over recommended operating conditions, $\mathrm{DV} \mathrm{DD}=3.3 \mathrm{~V}, \mathrm{AV}$ DD $=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=$ internal (unless otherwise noted)

| DIGITAL SPECIFICATIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| Digital inputs |  |  |  |  |
| IIH High-level input current | DV ${ }_{\text {DD }}=$ digital Inputs | -50 | 50 | $\mu \mathrm{A}$ |
| IIL Low-level input current | Digital input $=0 \mathrm{~V}$ | -50 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}} \quad$ Input capacitance |  |  | 5 | pF |
| Digital outputs |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}} \quad$ High-level output voltage | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}, \quad \mathrm{BV} \mathrm{DDD}^{2}=3.3 \mathrm{~V}, 5 \mathrm{~V}$ | BV ${ }_{\text {DD }}-0.5$ |  | V |
| VOL Low-level output voltage | $\mathrm{IOL}=50 \mu \mathrm{~A}, \quad \mathrm{BV} \mathrm{DD}=3.3 \mathrm{~V}, 5 \mathrm{~V}$ |  | 0.4 | V |
| IOZ High-impedance-state output current | CS1 = DGND, $\quad$ CS0 = DVDD | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{O}} \quad$ Output capacitance |  |  | 5 | pF |
| $\mathrm{C}_{\mathrm{L}} \quad$ Load capacitance at databus D0 - D9 |  |  | 30 | pF |

## ELECTRICAL CHARACTERISTICS

over recommended operating conditions, $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{DV} \mathrm{VDD}=\mathrm{BV}$ DD $=3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{S}}=6 \mathrm{MSPS}, \mathrm{V}_{\mathrm{REF}}=$ internal (unless otherwise noted)

| DC SPECIFICATIONS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| Resolution |  | 10 |  |  | Bits |
| Accuracy |  |  |  |  |  |
| Integral nonlinearity, INL |  |  |  | $\pm 1$ | LSB |
| Differential nonlinearity, DNL |  |  |  | $\pm 1$ | LSB |
| Offset error | After calibration in single-ended mode |  | $\pm 5$ |  | LSB |
|  | After calibration in differential mode | -10 |  | 10 | LSB |
| Gain error |  | -10 |  | 10 | LSB |
| Analog input |  |  |  |  |  |
| Input capacitance |  |  | 15 |  | pF |
| Input leakage current | $\mathrm{V}_{\text {AIN }}=\mathrm{V}_{\text {REFM }}$ to $\mathrm{V}_{\text {REFP }}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Internal voltage reference |  |  |  |  |  |
| Accuracy, VREFP |  | 3.3 | 3.5 | 3.7 | V |
| Accuracy, $\mathrm{V}_{\text {REFM }}$ |  | 1.4 | 1.5 | 1.6 | V |
| Temperature coefficient |  |  | 50 |  | PPM $/{ }^{\circ} \mathrm{C}$ |
| Reference noise |  |  | 100 |  | $\mu \mathrm{V}$ |
| Accuracy, REFOUT |  | 2.475 | 2.5 | 2.525 | V |
| Power supply |  |  |  |  |  |
| IDDA Analog supply current | $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{BV} \mathrm{DD}=\mathrm{DV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | 36 | 40 | mA |
| IDDD Digital supply current | $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{BV}_{\mathrm{DD}}=\mathrm{DV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | 0.5 | 1 | mA |
| IDDB Buffer supply current | $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{BV} \mathrm{DD}=\mathrm{DV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | 1.5 | 4 | mA |
| IDD_P Supply current in power-down mode | $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{BV} \mathrm{DD}=\mathrm{DV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  |  | 7 | mA |
| Power dissipation | $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{DV} \mathrm{DD}=3 \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | 186 | 216 | mW |
| Power dissipation in power down | $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{DV} \mathrm{DD}=\mathrm{BV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | 30 |  | mW |

SLAS255B - DECEMBER 1999 - REVISED DECEMBER 2002
ELECTRICAL CHARACTERISTICS
over recommended operating conditions, $\mathrm{V}_{\mathrm{REF}}=$ internal, $\mathrm{f}_{\mathrm{S}}=6 \mathrm{MHz}, \mathrm{f}_{\mathrm{I}}=2 \mathrm{MHz}$ at -1 dBFS (unless otherwise noted)

| AC SPECIFICATIONS, $\mathrm{AV}_{\text {DD }}=5 \mathrm{~V}, \mathrm{BV} \mathrm{DD}=\mathrm{DV}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}<30 \mathrm{pF}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| Signal-to-noise ratio + distortion | Differential mode | 56 | 59 |  | dB |
|  | Single-ended mode(1) | 55 | 59 |  | dB |
| Signal-to-noise ratio | Differential mode | 59 | 61 |  | dB |
|  | Single-ended mode(1) | 58 | 60 |  | dB |
| Total harmonic distortion | Differential mode |  | -64 | -61 | dB |
|  | Single-ended mode |  | -63 | -60 | dB |
| Effective number of bits | Differential mode | 9 | 9.5 |  | Bits |
|  | Single-ended mode(1) | 8.85 | 9.35 |  | Bits |
| Spurious free dynamic range | Differential mode | 61 | 65 |  | dB |
|  | Single-ended mode | 60 | 64 |  | dB |
| Analog Input |  |  |  |  |  |
| Full-power bandwidth with a source impedance of $150 \Omega$ in differential configuration. | Full scale sinewave, -3 dB |  | 96 |  | MHz |
| Full-power bandwidth with a source impedance of $150 \Omega$ in single-ended configuration. | Full scale sinewave, -3 dB |  | 54 |  | MHz |
| Small-signal bandwidth with a source impedance of $150 \Omega$ in differential configuration. | 100 mVpp sinewave, -3 dB |  | 96 |  | MHz |
| Small-signal bandwidth with a source impedance of $150 \Omega$ in single-ended configuration. | 100 mVpp sinewave, -3 dB |  | 54 |  | MHz |

(1) The SNR (ENOB) and SINAD is degraded typically by 2 dB in single-ended mode when the reading of data is asynchronous to the sampling clock.

TIMING SPECIFICATIONS(1)
$\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=\mathrm{BV}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=$ internal, $\mathrm{C}_{\mathrm{L}}<30 \mathrm{pF}$

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d} \text { (DATA AV) }}$ | Delay time |  |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{o}}$ ) | Delay time |  |  | 5 |  | ns |
| $t_{\text {pipe }}$ | Latency |  |  | 5 |  | $\begin{gathered} \hline \text { CONV } \\ \text { CLK } \end{gathered}$ |

(1) See Figure 27.

TIMING SPECIFICATION OF THE SINGLE CONVERSION MODE(1) (2)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle of the internal clock oscillator |  | 151 | 167 | 175 | ns |
| $t_{1}$ | Pulse duration, $\overline{\text { CONVST }}$ | 1 analog input | $1.5 \times \mathrm{t}_{\mathrm{c}}$ |  |  | ns |
|  |  | 2 analog inputs | $2.5 \times \mathrm{t}_{\mathrm{c}}$ |  |  |  |
|  |  | 3 analog inputs | $3.5 \times \mathrm{t}_{\mathrm{c}}$ |  |  |  |
|  |  | 4 analog inputs | $4.5 \times \mathrm{t}_{\mathrm{c}}$ |  |  |  |
| $t_{d}(A)$ | Aperture time |  |  | 1 |  | ns |
| $t_{d 2}$ | Delay time between consecutive start of single conversion | 1 analog input | $2 \times t_{c}$ |  |  | ns |
|  |  | 2 analog inputs | $3 \times t_{c}$ |  |  |  |
|  |  | 3 analog inputs | $4 \times t_{c}$ |  |  |  |
|  |  | 4 analog inputs | $5 \times t_{c}$ |  |  |  |
| td(DATA_AV) | Delay time, DATA_AV becomes active for the trigger level condition: TRIG0 $=0, \mathrm{TRIG1}=0$ | 1 analog input, $\mathrm{TL}=1$ |  |  | $6.5 \times t_{c}+15$ | ns |
|  |  | 2 analog inputs, $\mathrm{TL}=2$ |  |  | $7.5 \times \mathrm{t}_{\mathrm{c}}+15$ |  |
|  |  | 3 analog inputs, $\mathrm{TL}=3$ |  |  | $8.5 \times t_{c}+15$ |  |
|  |  | 4 analog inputs, $\mathrm{TL}=4$ |  |  | $9.5 \times t_{c}+15$ |  |
|  | Delay time, DATA_AV becomes active for the trigger level condition: TRIG0 $=1$, TRIG1 $=0$ | 1 analog input, $\mathrm{TL}=4$ |  |  | $3 \times t_{2}+6.5 \times t_{c}+15$ | ns |
|  |  | 2 analog inputs, $\mathrm{TL}=4$ |  |  | $\mathrm{t}_{2}+7.5 \times \mathrm{t}_{\mathrm{c}}+15$ |  |
|  |  | 3 analog inputs, $\mathrm{TL}=6$ |  |  | $\mathrm{t}_{2}+8.5 \times \mathrm{t}_{\mathrm{c}}+15$ |  |
|  |  | 4 analog inputs, $\mathrm{TL}=8$ |  |  | $\mathrm{t}_{2}+9.5 \times \mathrm{t}_{\mathrm{c}}+15$ |  |
|  | Delay time, DATA_AV becomes active for the trigger level condition: TRIG0 $=0$, TRIG1 $=1$ | 1 analog input, $\mathrm{TL}=8$ |  |  | $7 \times t_{2}+6.5 \times t_{c}+15$ | ns |
|  |  | 2 analog inputs, $\mathrm{TL}=8$ |  |  | $3 \times t_{2}+7.5 \times t_{c}+15$ |  |
|  |  | 3 analog inputs, $\mathrm{TL}=9$ |  |  | $2 \times t_{2}+8.5 \times t_{c}+15$ |  |
|  |  | 4 analog inputs, TL = 12 |  |  | $2 \times t_{2}+9.5 \times t_{c}+15$ |  |
| td(DATA_AV) | Delay time, DATA_AV becomes active for the trigger level condition: TRIG0 $=1$, TRIG1 $=1$ | 1 analog input, $\quad$ TL = 14 |  |  | $13 \times t_{2}+6.5 \times t_{c}+15$ | ns |
|  |  | 2 analog inputs, TL = 12 |  |  | $5 \times t_{2}+7.5 \times t_{c}+15$ |  |
|  |  | 3 analog inputs, TL = 12 |  |  | $3 \times t_{2}+8.5 \times \mathrm{t}_{\mathrm{c}}+15$ |  |

(1) Timing parameters are ensured by design but are not tested.
(2) See Figure 26.

## PIN ASSIGNMENTS



THS10064
SLAS255B - DECEMBER 1999 - REVISED DECEMBER 2002
Terminal Functions

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | No. |  |  |
| AINP | 32 | 1 | Analog input, single-ended or positive input of differential channel A |
| AINM | 31 | 1 | Analog input, single-ended or negative input of differential channel A |
| BINP | 30 | 1 | Analog input, single-ended or positive input of differential channel B |
| BINM | 29 | 1 | Analog input, single-ended or negative input of differential channel B |
| $A^{\text {D }}$ D | 23 | I | Analog supply voltage |
| AGND | 24 | 1 | Analog ground |
| BVDD | 7 | I | Digital supply voltage for buffer |
| BGND | 8 | 1 | Digital ground for buffer |
| $\begin{aligned} & \hline \begin{array}{l} \text { CONV_CLK } \\ (\overline{\text { CONVST }}) \end{array} \end{aligned}$ | 15 | 1 | Digital input. This input is used to apply an external conversion clock in continuous conversion mode. In single conversion mode, this input functions as the conversion start (CONVST) input. A high to low transition on this input holds simultaneously the selected analog input channels and initiates a single conversion of all selected analog inputs. |
| $\overline{\text { CSO }}$ | 22 | 1 | Chip select input (active low) |
| CS1 | 21 | I | Chip select input (active high) |
| DATA_AV | 16 | 0 | Data available signal, which can be used to generate an interrupt for processors and as a level information of the internal FIFO. This signal can be configured to be active low or high and can be configured as a static level or pulse output. See Table 14. |
| DGND | 17 | I | Digital ground. Ground reference for digital circuitry. |
| DVDD | 18 | 1 | Digital supply voltage |
| D0 - D9 | $\begin{aligned} & 1-6, \\ & 9-12 \end{aligned}$ | $\begin{array}{\|c\|} \hline 1 / 2 \\ 0 / Z \end{array}$ | Digital input, output; D0 = LSB |
| RAO | 13 | 1 | Digital input. RA0 is used as an address line for the control register. This is required for writing to the control register 0 and control register 1 . See Table 8. |
| RA1 | 14 | 1 | Digital input. RA1 is used as an address line for the control register. This is required for writing to control register 0 and control register 1 . See Table 8. |
| REFIN | 28 | 1 | Common-mode reference input for the analog input channels. It is recommended that this pin be connected to the reference output REFOUT. |
| REFP | 26 | I | Reference input, requires a bypass capacitor of $10 \mu \mathrm{~F}$ to AGND in order to bypass the internal reference voltage. An external reference voltage at this input can be applied. This option can be programmed through control register 0. See Table 9. |
| REFM | 25 | I | Reference input, requires a bypass capacitor of $10 \mu \mathrm{~F}$ to AGND in order to bypass the internal reference voltage. An external reference voltage at this input can be applied. This option can be programmed through control register 0. See Table 9. |
| REFOUT | 27 | 0 | Analog fixed reference outputvoltage of 2.5 V . Sink and source capability of $250 \mu \mathrm{~A}$. The reference outputrequires a capacitor of $10 \mu \mathrm{~F}$ to AGND for filtering and stability. |
| $\overline{\mathrm{RD}} \dagger$ | 19 | I | The $\overline{\mathrm{RD}}$ input is used only if the $\overline{\mathrm{WR}}$ input is configured as a write only input. In this case, it is a digital input, active low as a data read select from the processor. See timing section. |
| $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})^{\dagger}$ | 20 | 1 | This input is programmable. It functions as a read-write input $\mathrm{R} / \mathrm{W}$ and can also be configured as a write-only input $\overline{\mathrm{WR}}$, which is active low and used as data write select from the processor. In this case, the $\overline{\mathrm{RD}}$ input is used as a read input from the processor. See timing section. |

(1) The start-conditions of $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ are unknown. The first access to the ADC has to be a write access to initialize the ADC.

FUNCTIONAL BLOCK DIAGRAM


## TYPICAL CHARACTERISTICS



Figure 1


Figure 3

SIGNAL-TO-NOISE AND DISTORTION
VS
SAMPLING FREQUENCY (SINGLE-ENDED)


Figure 2

SIGNAL-TO-NOISE
VS
SAMPLING FREQUENCY (SINGLE-ENDED)


Figure 4

## TYPICAL CHARACTERISTICS



Figure 5


Figure 7

SIGNAL-TO-NOISE AND DISTORTION
VS
SAMPLING FREQUENCY (DIFFERENTIAL)


Figure 6

SIGNAL-TO-NOISE
vs
SAMPLING FREQUENCY (DIFFERENTIAL)


Figure 8

## TYPICAL CHARACTERISTICS



Figure 9


Figure 11

SIGNAL-TO-NOISE AND DISTORTION vs
INPUT FREQUENCY (SINGLE-ENDED)


Figure 10

SIGNAL-TO-NOISE
vs
INPUT FREQUENCY (SINGLE-ENDED)


Figure 12

INSTRUMENTS

## TYPICAL CHARACTERISTICS



Figure 13


Figure 15

SIGNAL-TO-NOISE AND DISTORTION vs
INPUT FREQUENCY (DIFFERENTIAL)


Figure 14

SIGNAL-TO-NOISE
VS INPUT FREQUENCY (DIFFERENTIAL)


Figure 16

## TYPICAL CHARACTERISTICS



Figure 17


Figure 19

EFFECTIVE NUMBER OF BITS

## vs

SAMPLING FREQUENCY (DIFFERENTIAL)


Figure 18

EFFECTIVE NUMBER OF BITS

## vs

 INPUT FREQUENCY (DIFFERENTIAL)

Figure 20

## TYPICAL CHARACTERISTICS



Figure 21

DIFFERENTIAL NONLINEARITY
vs
TEMPERATURE


Figure 22


Figure 23

## TYPICAL CHARACTERISTICS

FAST FOURIER TRANSFORM (4096 POINTS)
(SINGLE-ENDED)
vs
FREQUENCY


Figure 24
FAST FOURIER TRANSFORM (4096 POINTS)
(DIFFERENTIAL)
vs
FREQUENCY


Figure 25

INSTRUMENTS
www.ti.com

## DETAILED DESCRIPTION

## Reference Voltage

The THS10064 has a built-in reference, which provides the reference voltages for the ADC. VREFP is set to 3.5 V and VREFM is set to 1.5 V . An external reference can also be used through two reference input pins, REFP and REFM, if the reference source is programmed as external. The voltage levels applied to these pins establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively.

## Analog Inputs

The THS10064 consists of 4 analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured as single-ended or differential inputs. The desired analog input channel can be programmed.

## Analog-to-Digital Converter

The THS10064 uses a 10-bit pipelined multistage architecture with 41 -bit stages followed by 42 -bit stages, which achieves a high sample rate with low power consumption. The THS10064 distributes the conversion over several smaller ADC sub-blocks, refining the conversion with progressively higher accuracy as the device passes the results from stage to stage. This distributed conversion requires a small fraction of the number of comparators used in a traditional flash ADC. A sample-and-hold amplifier (SHA) within each of the stages permits the first stage to operate on a new input sample while the second through the eighth stages operate on the seven preceding samples.

## Conversion Modes

The conversion can be performed in two different conversion modes. In the single conversion mode, the conversion is initiated by an external signal (CONVST $)$. An internal oscillator controls the conversion time. In the continuous conversion mode, an external clock signal is applied to the clock input (CONV_CLK). A new conversion is started with every falling edge of the applied clock signal.

## Sampling Rate

The maximum possible conversion rate per channel is dependent on the selected analog input channels. Table 1 shows the maximum conversion rate in the continuous conversion mode for different combinations.

Table 1. Maximum Conversion Rate in Continuous Conversion Mode

| CHANNEL CONFIGURATION | NUMBER OF <br> CHANNELS | MAXIMUM CONVERSION <br> RATE PER CHANNEL |
| :--- | :---: | :---: |
| 1 single-ended channel | 1 | 6 MSPS |
| 2 single-ended channels | 2 | 3 MSPS |
| 3 single-ended channels | 3 | 2 MSPS |
| 4 single-ended channels | 4 | 1.5 MSPS |
| 1 differential channel | 1 | 6 MSPS |
| 2 differential channels | 2 | 3 MSPS |
| 1 single-ended and 1 differential channel | 2 | 3 MSPS |
| 2 single-ended and 1 differential channels | 3 | 2 MSPS |

The maximum conversion rate in the continuous conversion mode per channel, fc, is given by:

$$
\mathrm{fc}=\frac{6 \mathrm{MSPS}}{\# \text { channels }}
$$

## DATA_AV

In continuous conversion mode, the first DATA_AV signal is delayed by ( $7+\mathrm{TL}$ ) cycles of the CONV_CLK after a FIFO reset. This is due to the latency of the pipeline architecture of the THS10064.

Table 2 shows the maximum conversion rate in the single conversion mode.
Table 2. Maximum Conversion Rate in Single Conversion Mode(1)

| CHANNEL CONFIGURATION | NUMBER OF <br> CHANNELS | MAXIMUM CONVERSION <br> RATE PER CHANNEL |
| :--- | :---: | :---: |
| 1 single-ended channel | 1 | 3 MSPS |
| 2 single-ended channels | 2 | 2 MSPS |
| 3 single-ended channels | 3 | 1.5 MSPS |
| 4 single-ended channels | 4 | 1.2 MSPS |
| 1 differential channel | 1 | 3 MSPS |
| 2 differential channels | 2 | 2 MSPS |
| 1 single-ended and 1 differential channel | 2 | 2 MSPS |
| 2 single-ended and 1 differential channels | 3 | 1.5 MSPS |

(1) Maximum conversion rate with respect to the typical internal clock speed (i.e. 6 MPS * (tc/t2).

## SINGLE CONVERSION MODE

In single conversion mode, a single conversion of the selected analog input channels is performed. The single conversion mode is selected by setting bit 1 of control register 0 to 1 .
A single conversion is initiated by pulsing the CONVST input. On the falling edge of CONVST, the sample and hold stages of the selected analog inputs are placed into hold simultaneously, and the conversion sequence for the selected channels is started.
The conversion clock in single conversion mode is generated internally using a clock oscillator circuit. The signal DATA_AV (data available) becomes active when the trigger level is reached and indicates that the converted sample(s) is (are) written into the FIFO and can be read out. The trigger level in the single conversion mode can be selected according to Table 13.
Figure 26 shows the timing of the single conversion mode. In this mode, up to four analog input channels can be selected to be sampled simultaneously (see Table 2).


Figure 26. Timing of Single Conversion Mode
The time ( $t_{d 2}$ ) between consecutive starts of single conversions is dependent on the number of selected analog input channels. The time $t_{d}$ (DATA AV), until DATA_AV becomes active is given by: $\mathrm{t}_{\mathrm{d}(\mathrm{DATA} A V)}=\mathrm{t}_{\text {pipe }}+\mathrm{n} \times \mathrm{t}_{\mathrm{c}}$. This equation is valid for a trigger level which is equivalent to the number of selected analog input channels. For all other trigger level conditions refer to the timing specifications of single conversion mode.

## CONTINUOUS CONVERSION MODE

The internal clock oscillator used in the single-conversion mode is switched off in continuous conversion mode. In continuous conversion mode, (bit 1 of control register 0 set to 0 ) the ADC operates with a free running external clock signal CONV_CLK. With every rising edge of the CONV_CLK signal a new converted value is written into the FIFO.

Figure 27 shows the timing of continuous conversion mode when one analog input channel is selected. The maximum throughput rate is 6 MSPS in this mode. The timing of the DATA_AV signal is shown here in the case of a trigger level set to 1 or 4 .


Figure 27. Timing of Continuous Conversion Mode (1-channel operation)
Figure 28 shows the timing of continuous conversion mode when two analog input channels are selected. The maximum throughput rate per channel is 3 MSPS in this mode. The data flow in the bottom of the figure shows the order the converted data is written into the FIFO. The timing of the DATA_AV signal shown here is for a trigger level set to 2 or 4 .


Figure 28. Timing of Continuous Conversion Mode (2-channel operation)

SLAS255B - DECEMBER 1999 - REVISED DECEMBER 2002
Figure 29 shows the timing of continuous conversion mode when three analog input channels are selected. The maximum throughput rate per channel is 2 MSPS in this mode. The data flow in the bottom of the figure shows in which order the converted data is written into the FIFO. The timing of the DATA_AV signal shown here is for a trigger level set to 3 .


Figure 29. Timing of Continuous Conversion Mode (3-channel operation)
Figure 30 shows the timing of continuous conversion mode when four analog input channels are selected. The maximum throughput rate per channel is 1.5 MSPS in this mode. The data flow in the bottom of the figure shows in which order the converted data is written into the FIFO. The timing of the DATA_AV signal shown here is for a trigger level of 4.


Figure 30. Timing of Continuous Conversion Mode (4-channel operation)

## DIGITAL OUTPUT DATA FORMAT

The digital output data format of the THS10064 can either be in binary format or in twos complement format. The following tables list the digital outputs for the analog input voltages.

Table 3. Binary Output Format for Single-Ended Configuration

| SINGLE-ENDED, BINARY OUTPUT |  |
| :--- | :---: |
| ANALOG INPUT VOLTAGE | DIGITAL OUTPUT CODE |
| AIN $=\mathrm{V}_{\text {REFP }}$ | 3 FFh |
| AIN $=\left(\mathrm{V}_{\text {REFP }}+\mathrm{V}_{\text {REFM }}\right) / 2$ | 200 h |
| AIN $=\mathrm{V}_{\text {REFM }}$ | 000 h |

Table 4. Twos Complement Output Format for Single-Ended Configuration

| SINGLE-ENDED, TWOS COMPLEMENT |  |
| :--- | :---: |
| ANALOG INPUT VOLTAGE | DIGITAL OUTPUT CODE |
| AIN $=\mathrm{V}_{\text {REFP }}$ | 1 FFh |
| AIN $=\left(\mathrm{V}_{\text {REFP }}+\mathrm{V}_{\text {REFM }}\right) / 2$ | 000 h |
| AIN $=\mathrm{V}_{\text {REFM }}$ | 200 h |

Table 5. Binary Output Format for Differential Configuration

| DIFFERENTIAL, BINARY OUTPUT |  |
| :---: | :---: |
| ANALOG INPUT VOLTAGE | DIGITAL OUTPUT CODE |
| $\mathrm{V}_{\text {in }}=$ AINP - AINM |  |
| $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {REFP }}-\mathrm{V}_{\text {REFM }}$ |  |
| $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {REF }}$ |  |
| $\mathrm{V}_{\text {in }}=0$ | $3 F F \mathrm{~h}$ |
| $\mathrm{~V}_{\text {in }}=-\mathrm{V}_{\text {REF }}$ | 200 h |

Table 6. Twos Complement Output Format for Differential Configuration

| DIFFERENTIAL, BINARY OUTPUT |  |
| :---: | :---: |
| ANALOG INPUT VOLTAGE | DIGITAL OUTPUT CODE |
| $V_{\text {in }}=$ AINP - AINM <br> $V_{\text {REF }}=V_{\text {REFP }}-V_{\text {REFM }}$ |  |
| $V_{\text {in }}=V_{\text {REF }}$ | $1 F F h$ |
| $V_{\text {in }}=0$ | 000 h |
| $V_{\text {in }}=-V_{\text {REF }}$ | 200 h |

## FIFO DESCRIPTION

In order to facilitate an efficient connection to today's processors, the THS10064 is supplied with a FIFO. This integrated FIFO enables a problem-free processing of data with today's processors. The FIFO is provided as a flexible circular buffer. The circular buffer integrated in the THS10064 can store up to 16 conversion values. Therefore, the amount of interrupts to be served by a processor can be reduced significantly.


Figure 31. Circular Buffer
The converted data of the THS10064 is automatically written into the FIFO. To control the writing and reading process, a write pointer, a read pointer and a trigger pointer are used. The read pointer always shows the location which is read next. The write pointer indicates the location which contains the last written sample. With a selection of multiple analog input channels, the converted values are written in a predefined sequence to the circular buffer (autoscan mode). In this way, the channel information for the reading processor is continually maintained.
The FIFO can be programmed through the control register of the ADC. The user has the ability to select a specific trigger level according to Table 13 in order to choose the configuration which best fits the application. The FIFO provides the signal DATA_AV, which signals the processor to read the amount of data equal to the trigger level selected in Table 13. The signal DATA_AV becomes active when the trigger condition is satisfied. The trigger condition is satisfied when as many values as selected for the trigger level where written into the FIFO.

The signal DATA_AV could be connected to an interrupt input of a processor. In every interrupt service routine call, the processor must read the amount of data equal to the trigger level from the ADC. The first data represents the first channel according to the autoscan mode, which is shown in Table 10. The channel information is therefore always maintained.

INSTRUMENTS
www.ti.com

## READING DATA FROM THE FIFO

The THS10064 informs the connected processor via the digital output DATA_AV (data available) that a block of conversion values are ready to be read. The block size to be read is always equal to the setting of the trigger level. The selectable trigger levels depend on the number of selected analog input channels. For example, when choosing one analog input, a trigger level of $1,4,8$, and 14 can be selected. The following figures demonstrate the principle of reading the data (the READ signal is asynchronous to CONV_CLK).

In Figure 32, a trigger level of 1 is selected. The control signal DATA_AV is set to an active low pulse. This means that the connected processor has the task to read 1 value from the ADC after every DATA_AV low pulse.


Figure 32. Trigger Level 1 Selected
In Figure 33, a trigger level of 4 is selected. The control signal DATA_AV is set to an active low pulse. This means that the connected processor has the task to read 4 values from the ADC after every DATA_AV low pulse.


Figure 33. Trigger Level 4 Selected
In Figure 34, a trigger level of 8 is selected. The control signal DATA_AV is set to an active low pulse. This means that the connected processor has the task to read 8 values from the ADC after every DATA_AV low pulse.


Figure 34. Trigger Level 8 Selected
In Figure 35, a trigger level of 14 is selected. The control signal DATA_AV is set to an active low pulse. This means that the connected processor has the task to read 14 values from the ADC after every DATA_AV low pulse.


Figure 35. Trigger Level 14 Selected
READ is always the logical combination of $\overline{\mathrm{CSO}}, \mathrm{CS} 1$ and $\overline{\mathrm{RD}}$.

SLAS255B - DECEMBER 1999 - REVISED DECEMBER 2002

## ADC CONTROL REGISTER

The THS10064 contains two 10-bit wide control registers (CR0, CR1) in order to program the device into the desired mode. The bit definitions of both control registers are shown in Table 7.

Table 7. Bit Definitions of Control Register CR0 and CR1

| REG | BIT 9 | BIT 8 | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT $\mathbf{1}$ | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR0 | TEST1 | TEST0 | SCAN | DIFF1 | DIFF0 | CHSEL1 | CHSEL0 | PD | MODE | VREF |
| CR1 | RESERVED | OFFSET | BIN/2s | R/W | DATA_P | DATA_T | TRIG1 | TRIG0 | FRST | RESET |

## Writing to Control Register 0 and Control Register 1

The 10-bit wide control register 0 and control register 1 can be programmed by addressing the desired control register and writing the register value to the ADC. The addressing is performed with the upper bits RA0 and RA1. During this write process, the data bits D0 to D9 contain the desired control register value. Table 8 shows the addressing of each control register.

Table 8. Control Register Addressing

| D0 - D9 | RA0 | RA1 | Addressed Control Register |
| :---: | :---: | :---: | :---: |
| Desired register value | 0 | 0 | Control register 0 |
| Desired register value | 1 | 0 | Control register 1 |
| Desired register value | 0 | 1 | Reserved for future |
| Desired register value | 1 | 1 | Reserved for future |

## INITIALIZATION OF THE THS10064

The initialization of the THS10064 should be done according to the configuration flow shown in Figure 36.


Figure 36. THS10064 Configuration Flow

SLAS255B - DECEMBER 1999 - REVISED DECEMBER 2002

## ADC CONTROL REGISTERS

## Control Register 0, Write Only (see Table 8)

| RA1 | RA0 | BIT 9 | BIT 8 | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT $\mathbf{1}$ | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | TEST1 | TEST0 | SCAN | DIFF1 | DIFF0 | CHSEL1 | CHSEL0 | PD | MODE | VREF |

Table 9. Control Register 0 Bit Functions

| BITS | RESET VALUE | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| 0 | 0 | VREF | Vref select: <br> Bit $0=0 \rightarrow$ The internal reference is selected <br> Bit $0=1 \rightarrow$ The external reference voltage is selected |
| 1 | 0 | MODE | Continuous conversion mode/single conversion mode <br> Bit $1=0 \rightarrow$ Continuous conversion mode is selected <br> An external clock signal is applied to the CONV_CLK input in this mode. With every falling edge of the CONV_CLK signal a new converted value is written into the FIFO. <br> Bit $1=1 \rightarrow$ Single conversion mode is selected <br> In this mode, the CONV_CLK input functions as a $\overline{\text { CONVST }}$ input. A single conversion is initiated on the THS10064 by pulsing the CONVST input. On the falling edge of CONVST, the sample and hold stages of the selected analog inputs are placed into hold simultaneously, and the conversion sequence for the selected channels is started. The signal DATA_AV (data available) becomes active when the trigger condition is satisfied. |
| 2 | 0 | PD | Power down. <br> Bit $2=0 \rightarrow$ The ADC is active <br> Bit $2=1 \rightarrow$ Power down <br> The reading and writing to and from the digital outputs is possible during power down. It is also possible to read out the FIFO. |
| 3, 4 | 0,0 | CHSELO, <br> CHSEL1 | Channel select Bit 3 and bit 4 select the analog input channel of the ADC. Refer to Table 10. |
| 5,6 | 1,0 | DIFF0, DIFF1 | Number of differential channels Bit 5 and bit 6 contain information about the number of selected differential channels. Refer to Table 10. |
| 7 | 0 | SCAN | Autoscan enable Bit 7 enables or disables the autoscan function of the ADC. Refer to Table 10. |
| 8,9 | 0,0 | $\begin{aligned} & \text { TESTO, } \\ & \text { TEST1 } \end{aligned}$ | Test input enable <br> Bit 8 and bit 9 control the test function of the ADC. Three different test voltages can be measured. This feedback allows the check of all hardware connections and the ADC operation. <br> Refer to Table 11 for selection of the three different test voltages. The control signal DATA_AV is disabled in the test mode. Test voltage readings have to be done independent from DATA_AV. To get the THS10064 back to the normal operating mode, apply the initialization routine. |

INSTRUMENTS
www.ti.com

## ANALOG INPUT CHANNEL SELECTION

The analog input channels of the THS10064 can be selected via bits 3 to 7 of control register 0 . One single channel (single-ended or differential) is selected via bit 3 and bit 4 of control register 0 . Bit 5 controls the selection between single-ended and differential configuration. Bit 6 and bit 7 select the autoscan mode, if more than one input channel is selected. Table 10 shows the possible selections.

Table 10. Analog Input Channel Configurations

| BIT 7 <br> SCAN | BIT 6 <br> DIFF1 | BIT 5 <br> DIFF0 | BIT 4 <br> CHSEL1 | BIT 3 <br> CHSELO | DESCRIPTION OF THE SELECTED INPUTS |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 0 | Analog input AINP (single ended) |
| 0 | 0 | 0 | 0 | 1 | Analog input AINM (single ended) |
| 0 | 0 | 0 | 1 | 0 | Analog input BINP (single ended) |
| 0 | 0 | 0 | 1 | 1 | Analog input BINM (single ended) |
| 0 | 0 | 1 | 0 | 0 | Differential channel (AINP-AINM) |
| 0 | 0 | 1 | 0 | 1 | Differential channel (BINP-BINM) |
| 1 | 0 | 0 | 0 | 1 | Autoscan two single ended channels: AINP, AINM, AINP, ... |
| 1 | 0 | 0 | 1 | 0 | Autoscan three single ended channels: AINP, AINM, BINP, AINP, ... |
| 1 | 0 | 0 | 1 | 1 | Autoscan four single ended channels: AINP, AINM, BINP, BINM, AINP, ... |
| 1 | 0 | 1 | 0 | 1 | Autoscan one differential channel and one single ended channel AINP, <br> (BINP-BINM), AINP, (BINP-BINM), ... |
| 1 | 0 | 1 | 1 | 0 | Autoscan one differential channel and two single ended channel AINP, <br> AINM, (BINP-BINM), AINP, ... |
| 1 | 1 | 0 | 0 | 1 | Autoscan two differential channels (AINP-AINM), (BINP-BINM), <br> (AINP-AINM),.$\ldots$ <br> 0 |
| 0 | 1 | 1 | 0 | Reserved |  |
| 1 | 0 | 1 | 1 | 1 | Reserved |
| 1 | 0 | 1 | 0 | 0 | Reserved |
| 1 | 0 | 1 | 1 | 1 | Reserved |
| 1 | 1 | 0 | 0 | 0 | Reserved |
| 1 | 1 | 0 | 1 | 0 | Reserved |
| 1 | 1 | 0 | 1 | 1 | Reserved |
| 1 | 1 | 1 | 0 | 0 | Reserved |
| 1 | 1 | 1 | 0 | 1 | Reserved |
| 1 | 1 | 1 | 1 | 0 | Reserved |
| 1 | 1 | 1 | 1 | 1 | Reserved |

## Test Mode

The test mode of the ADC is selected via bit 8 and bit 9 of control register 0 . The different selections are shown in Table 11.

Table 11. Test Mode

| BIT 9 <br> TEST1 | BIT 8 <br> TESTO | OUTPUT RESULT |
| :---: | :---: | :---: |
| 0 | 0 | Normal mode |
| 0 | 1 | $\mathrm{~V}_{\text {REFP }}$ |
| 1 | 0 | $\left(\left(\mathrm{~V}_{\text {REFM }}\right)+\left(\mathrm{V}_{\text {REFP }}\right)\right) / 2$ |
| 1 | 1 | $\mathrm{~V}_{\text {REFM }}$ |

Three different options can be selected. This feature allows support testing of hardware connections between the ADC and the processor.
www.ti.com
SLAS255B - DECEMBER 1999 - REVISED DECEMBER 2002

## Control Register 1, Write Only (see Table 8)

| RA1 | RA0 | BIT 9 | BIT 8 | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | RESERVED | OFFSET | BIN/2s | R/ $\bar{W}$ | DATA_P | DATA_T | TRIG1 | TRIG0 | OVFL/FRST | RESET |

Table 12. Control Register 1 Bit Functions

| BITS | RESET VALUE | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| 0 | 0 | RESET | Reset <br> Writing a 1 into this bit resets the device and sets the control register 0 and control register 1 to the reset values. In addition the FIFO pointer and offset register is reset. After reset, it takes 5 clock cycles until the first value is converted and written into the FIFO. |
| 1 | 0 | FRST | FRST: FIFO reset <br> By writing a 1 into this bit, the FIFO is reset. |
| 2, 3 | 0,0 | $\begin{aligned} & \text { TRIG0, } \\ & \text { TRIG1 } \end{aligned}$ | FIFO trigger level <br> Bit 2 and bit 3 of control register 1 are used to set the trigger level for the FIFO. If the trigger level is reached, the signal DATA_AV (data available) becomes active according to the settings of DATA_T and DATA_P. This indicates to the processor that the ADC values can be read. Refer to Table 13. |
| 4 | 1 | DATA_T | DATA_AV type <br> Bit 4 of control register 1 controls whether the DATA_AV signal is a pulse or static (e.g for edge or level sensitive interrupt inputs). If it is set to 0 , the DATA_AV signal is static. If it is set to 1 , the DATA_AV signal is a pulse. Refer to Table 14. |
| 5 | 1 | DATA_P | DATA_AV polarity <br> Bit 5 of control register 1 controls the polarity of DATA_AV. If it is set to 1, DATA_AV is active high. If it is set to 0 , DATA_AV is active low. Refer to Table 14. |
| 6 | 0 | R/W | R// $\bar{W}$, RD/ $\overline{W R}$ selection <br> Bit 6 of control register 1 controls the function of the inputs $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$. When bit 6 in control register 1 is set to $1, \bar{W}$ becomes $a R / \bar{W}$ input and $\overline{R D}$ is disabled. From now on a read is signalled with $R / W$ high and a write with $R / W$ as a low signal. If bit 6 in control register 1 is set to 0 , the input $\overline{R D}$ becomes a read input and the input $\overline{W R}$ becomes a write input. |
| 7 | 0 | BIN/2s | Complement select <br> If bit 7 of control register 1 is set to 0 , the output value of the ADC is in twos complement. If bit 7 of control register 1 is set to 1 , the output value of the ADC is in binary format. Refer to Table 3 through Table 6. |
| 8 | 0 | OFFSET | Offset cancellation mode <br> Bit $8=0 \rightarrow$ normal conversion mode <br> Bit $8=1 \rightarrow$ offset calibration mode <br> If a 1 is written into bit 8 of control register 1 , the device internally sets the inputs to zero and does a conversion. The conversion result is stored in an offset register and subtracted from all conversions in order to reduce the offset error. |
| 9 | 0 | RESERVED | Always write 0. |

## FIFO TRIGGER LEVEL

Bit 2 and bit 3 (TRIG1, TRIG0) of control register 1 are used to set the trigger level of the FIFO (see Table 13). If the trigger level is reached, the DATA_AV (data available) signal becomes active according to the setting of the signal DATA_AV to indicate to the processor that the ADC values can be read.

Table 13 shows four different programmable trigger levels for each configuration. The FIFO trigger level, which can be selected, is dependent on the number of input channels. Both, a differential or a single-ended input is considered as one channel. The processor therefore always reads the data from the FIFO in the same order and is able to distinguish between the channels.

Table 13. FIFO Trigger Level

| BIT 3 <br> TRIG1 | BIT 2 <br> TRIG0 | TRIGGER LEVEL <br> FOR 1 CHANNEL <br> (ADC values) | TRIGGER LEVEL <br> FOR 2 CHANNELS <br> (ADC values) | TRIGGER LEVEL <br> FOR 3 CHANNEL <br> (ADC values) | TRIGGER LEVEL <br> FOR 4 CHANNEES <br> (ADC values) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 01 | 02 | 03 | 04 |
| 0 | 1 | 04 | 04 | 06 | 08 |
| 1 | 0 | 08 | 08 | 09 | 12 |
| 1 | 1 | 14 | 12 | 12 | Reserved |

## TIMING AND SIGNAL DESCRIPTION OF THE THS10064

The reading from the THS10064 and writing to the THS10064 is performed by using the chip select inputs ( $\overline{\mathrm{CSO}}$, CS1), the write input $\overline{W R}$ and the read input $\overline{R D}$. The write input is configurable to a combined read/write input ( $R / \bar{W}$ ). This is desired in cases where the connected processor consists of a combined read/write output signal (R/W). The two chip select inputs can be used to interface easily to a processor.

Reading from the THS10064 takes place by an internal $\overline{R D}_{\text {int }}$ signal, which is generated from the logical combination of the external signals $\overline{\mathrm{CSO}}, \mathrm{CS} 1$ and $\overline{\mathrm{RD}}$ (see Figure 37). This signal is then used to strobe the words out of the FIFO and to enable the output buffers. The last external signal (either $\overline{C S O}, C S 1$ or $\overline{\mathrm{RD}}$ ) to become valid makes $\overline{\mathrm{RD}}_{\text {int }}$ active while the write input $(\overline{\mathrm{WR}})$ is inactive. The first of those external signals going to its inactive state then deactivates $\overline{\mathrm{RD}}_{\text {int }}$ again.
Writing to the THS10064 takes place by an internal $\overline{\mathrm{WR}}_{\text {int }}$ signal, which is generated from the logical combination of the external signals $\overline{\mathrm{CSO}}, \mathrm{CS} 1$ and $\overline{\mathrm{WR}}$. This signal is then used to strobe the control words into the control registers 0 and 1. The last external signal (either $\overline{\mathrm{CSO}}, \mathrm{CS} 1$ or $\overline{\mathrm{WR}}$ ) to become valid makes $\overline{\mathrm{WR}}_{\text {int }}$ active while the read input $(R D)$ is inactive. The first of those external signals going to its inactive state then deactivates $\mathrm{WR}_{\text {int }}$ again.


Figure 37. Logical Combination of $\overline{\mathbf{C S O}}, \mathbf{C S} 1, \overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$

## DATA_AV TYPE

Bit 4 and bit 5 (DATA_T, DATA_P) of control register 1 are used to program the signal DATA_AV. Bit 4 of control register 1 determines whether the DATA_AV signal is static or a pulse. Bit 5 of the control register determines the polarity of DATA_AV. This is shown in Table 14.

Table 14. DATA_AV Type

| BIT 5 <br> DATA_P | BIT 4 <br> DATA_T | DATA_AV TYPE |
| :---: | :---: | :---: |
| 0 | 0 | Active low level |
| 0 | 1 | Active low pulse |
| 1 | 0 | Active high level |
| 1 | 1 | Active high pulse |

The signal DATA_AV is set to active when the trigger condition is satisfied. It is set back inactive dependent of the DATA_T selection (pulse or level).

If level mode is chosen, DATA_AV is set inactive after the first of the TL (TL = trigger level) reads (with the falling edge of READ). The trigger condition is checked again after TL reads. For single conversion mode, DATA_AV type should be programmed to active level mode.

If pulse mode is chosen, the signal DATA_AV is a pulse with a width of one half of a CONV_CLK cycle in continuous conversion mode. The next DATA_AV pulse (when the trigger condition is satisfied) is sent out the earliest, when the TL values, written into the FIFO before, were read out by the processor.

## Read Timing (using R/W, CS0-controlled)

Figure 38 shows the read-timing behavior when the $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ input is programmed as a combined read-write input $\mathrm{R} / \overline{\mathrm{W}}$. The $\overline{\mathrm{RD}}$ input has to be tied to high-level in this configuration. This timing is called $\overline{\mathrm{CSO}}$-controlled because $\overline{\mathrm{CSO}}$ is the last external signal of $\overline{C S 0}, \operatorname{CS1}$, and $R / \bar{W}$ which becomes valid.


Figure 38. Read Timing Diagram Using R/W ( $\overline{\mathbf{C S O}}$-controlled)

INSTRUMENTS
www.ti.com

## Read Timing Parameter ( $\overline{\text { CSO }}$-controlled) $\dagger$

|  | PARAMETER | MIN | TYP |
| :--- | :--- | ---: | :---: |
|  | MAX | UNIT |  |
| $\mathrm{t}_{\mathrm{su}}(\mathrm{R} / \overline{\mathrm{W}})$ | Setup time, R/$\overline{\mathrm{W}}$ high to last CS valid | 0 |  |
| $\mathrm{t}_{\mathrm{a}}$ | Access time, last CS valid to data valid | 0 | 10 |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{CSDAV})$ | Delay time, last CS valid to DATA_AV inactive | ns |  |
| $\mathrm{t}_{\mathrm{h}}$ | Hold time, first CS invalid to data invalid | 0 | 12 |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{R} / \overline{\mathrm{W}})$ | Hold time, first external CS invalid to $\mathrm{R} / \overline{\mathrm{W}}$ change | 5 | 5 |
| $\mathrm{t}_{\mathrm{w}(\mathrm{CS})}$ | Pulse duration, CS active | ns |  |

$\dagger \mathrm{CS}=\overline{\mathrm{CSO}}$

## Write Timing (using R/W, CSO-controlled)

Figure 39 shows the write-timing behavior when the $\overline{W R}(R / \bar{W})$ input is programmed as a combined read-write input $\mathrm{R} / \overline{\mathrm{W}}$. The $\overline{\mathrm{RD}}$ input has to be tied to high-level in this configuration. This timing is called $\overline{\mathrm{CSO}}$-controlled because $\overline{\mathrm{CSO}}$ is the last external signal of $\overline{C S O}, C S 1$, and $R / \bar{W}$ which becomes valid.


Figure 39. Write Timing Diagram Using R/W ( $\overline{\mathrm{CSO}}$-controlled)
Read Timing Parameter ( $\overline{\text { CSO }}$-controlled) $\dagger$

|  | PARAMETER | MIN | TYP |
| :--- | :--- | ---: | :---: |
| $\mathrm{t}_{\text {su }}(\mathrm{R} / \overline{\mathrm{W}})$ | Setup time, R/W MAX | UNIT |  |
| $\mathrm{t}_{\mathrm{su}}$ | Setup time, data valid to farst CS invalid | 0 | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold time, first CS invalid to data invalid | 5 | ns |
| $\mathrm{th}_{\mathrm{h}(\mathrm{R} / \overline{\mathrm{W}})}$ | Hold time, first CS invalid to R/W change | 2 | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{CS})}$ | Pulse duration, CS active | 5 | ns |

tcs $=\overline{\text { CSO }}$

## INTERFACING THE THS10064 TO THE TMS320C30/31/33 DSP

The following application circuit shows an interface of the THS10064 to the TMS320C30/31/33 DSPs. The read and write timings (using R/W, $\overline{\mathrm{CSO}}$-controlled) shown before are valid for this specific interface.


## INTERFACING THE THS10064 TO THE TMS320C54X USING I/O STROBE

The following application circuit shows an interface of the THS10064 to the TMS320C54x. The read and write timings (using R/W, $\overline{\mathrm{CSO}}$-controlled) shown before are valid for this specific interface.


INSTRUMENTS
www.ti.com

## Read Timing (using $\overline{\mathrm{RD}}, \overline{\mathrm{RD}}$-controlled)

Figure 40 shows the read-timing behavior when the $\overline{W R}(R / \bar{W})$ input is programmed as a write-input only. The input $\overline{\mathrm{RD}}$ acts as the read-input in this configuration. This timing is called $\overline{\mathrm{RD}}$-controlled because $\overline{\mathrm{RD}}$ is the last external signal of $\overline{\mathrm{CSO}}, \mathrm{CS} 1$, and $\overline{\mathrm{RD}}$ which becomes valid.


Figure 40. Read Timing Diagram Using $\overline{\mathrm{RD}}$ ( $\overline{\mathrm{RD}}$-controlled)

## Read Timing Parameter ( $\overline{\mathrm{RD}}$-controlled)

| PARAMETER |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {su( }}$ (CS) | Setup time, $\overline{\mathrm{RD}}$ low to last CS valid | 0 |  |  | ns |
| $\mathrm{ta}_{\mathrm{a}}$ | Access time, last CS valid to data valid | 0 |  | 10 | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CSDAV) }}$ | Delay time, last CS valid to DATA_AV inactive |  | 12 |  | ns |
| th | Hold time, first CS invalid to data invalid | 0 |  | 5 | ns |
| th(CS) | Hold time, $\overline{\mathrm{RD}}$ change to first CS invalid | 5 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\overline{\mathrm{RD}})$ | Pulse duration, $\overline{\mathrm{RD}}$ active | 10 |  |  | ns |

## Write Timing (using $\overline{\mathrm{WR}}, \overline{\mathrm{WR}}$-controlled)

Figure 41 shows the write-timing behavior when the $\overline{W R}(R / \bar{W})$ input is programmed as a write input $\overline{W R}$ only. The input $\overline{\mathrm{RD}}$ acts as the read input in this configuration. This timing is called $\overline{\mathrm{WR}}$-controlled because $\overline{\mathrm{WR}}$ is the last external signal of $\overline{\mathrm{CSO}}, \mathrm{CS} 1$, and $\overline{\mathrm{WR}}$ which becomes valid.


Figure 41. Write Timing Diagram Using $\overline{\mathrm{WR}}$ ( $\overline{\mathrm{WR}}$-controlled)

## Write Timing Parameter Using WR (WR-controlled)

| PARAMETER |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {su }}(\mathrm{CS})$ | Setup time, CS stable to last $\overline{\mathrm{WR}}$ valid | 0 |  |  | ns |
| tsu | Setup time, data valid to first $\overline{\mathrm{WR}}$ invalid | 5 |  |  | ns |
| $\mathrm{th}^{\text {h }}$ | Hold time, $\overline{\mathrm{WR}}$ invalid to data invalid | 2 |  |  | ns |
| th(CS) | Hold time, $\overline{\mathrm{WR}}$ invalid to CS change | 5 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\overline{\mathrm{WR}})$ | Pulse duration, $\overline{\mathrm{WR}}$ active | 10 |  |  | ns |

INSTRUMENTS

## INTERFACING THE THS10064 TO THE TMS320C6201 DSP

The following application circuit shows an interface of the THS10064 to the TMS320C6201. The read (using $\overline{R D}$, $\overline{\mathrm{RD}}$-controlled) and write timings (using $\overline{\mathrm{WR}}, \overline{\mathrm{WR}}$-controlled) shown before are valid for this specific interface.


## ANALOG INPUT CONFIGURATION AND REFERENCE VOLTAGE

The THS10064 features four analog input channels. These can be configured for either single-ended or differential operation. Best performance is achieved in differential mode. Figure 42 shows a simplified model, where a single-ended configuration for channel AINP is selected. The reference voltages for the ADC itself are $V_{\text {REFP }}$ and $\mathrm{V}_{\text {REFM }}$ (either internal or external reference voltage). The analog input voltage range goes from $\mathrm{V}_{\text {REFM }}$ to $\mathrm{V}_{\text {REFP. }}$. This means that $V_{\text {REFM }}$ defines the minimum voltage, which can be applied to the ADC. $V_{\text {REFP }}$ defines the maximum voltage, which can be applied to the ADC. The internal reference source provides the voltage $V_{\text {REFM }}$ of 1.5 V and the voltage $\mathrm{V}_{\text {REFP }}$ of 3.5 V . The resulting analog input voltage swing of 2 V can be expressed by:

$$
\begin{equation*}
\mathrm{V}_{\text {REFM }} \leq \text { AINP } \leq \mathrm{V}_{\text {REFP }} \tag{1}
\end{equation*}
$$



Figure 42. Single-Ended Input Stage

A differential operation is desired for many applications. Figure 43 shows a simplified model for the analog inputs AINM and AINP, which are configured for differential operation. This configuration has a few advantages, which are discussed in the following paragraphs.


Figure 43. Differential Input Stage
In comparison to the single-ended configuration it can be seen that the voltage, $\mathrm{V}_{\text {ADC }}$, which is applied at the input of the ADC is the difference between the input AINP and AINM. This means that $\mathrm{V}_{\text {REFM }}$ defines the minimum voltage $\left(V_{\text {ADC }}\right)$ which can be applied to the ADC. $V_{\text {REFP }}$ defines the maximum voltage (VADC) which can be applied to the ADC. The voltage $V_{\text {ADC }}$ can be calculated as follows:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{ADC}}=\mathrm{ABS}(\mathrm{AINP}-\mathrm{AINM}) \tag{2}
\end{equation*}
$$

An advantage to single-ended operation is that the common-mode voltage

$$
\begin{equation*}
\mathrm{V}_{\mathrm{CM}}=\frac{\mathrm{AINM}+\mathrm{AINP}}{2} \tag{3}
\end{equation*}
$$

can be rejected in the differential configuration, if the following condition for the analog input voltages is true:

$$
\begin{align*}
& \mathrm{AGND} \leq \mathrm{AINM}, \quad \mathrm{AINP} \leq \mathrm{AV}_{\mathrm{DD}}  \tag{4}\\
& 1 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 4 \mathrm{~V} \tag{5}
\end{align*}
$$

In addition to the common-mode voltage rejection, the differential operation allows a dc-offset rejection which is common to both analog inputs. See Figure 45.

## SINGLE-ENDED MODE OF OPERATION

The THS10064 can be configured for single-ended operation using dc- or ac-coupling. In either case, the input of the THS10064 must be driven from an operational amplifier that does not degrade the ADC performance. Because the THS10064 operates from a 5-V single supply, it is necessary to level-shift ground-based bipolar signals to comply with its input requirements. This can be achieved with dc- and ac-coupling. An application example is shown for dc-coupled level shifting in the following section, dc-coupling.

## DC COUPLING

An operational amplifier can be configured to shift the signal level according to the analog input voltage range of the THS 10064. The analog input voltage range of the THS10064 goes from 1.5 V to 3.5 V . An op-amp specified for $5-\mathrm{V}$ single supply can be used as shown in Figure 44.

Figure 44 shows an application example where the analog input signal in the range from -1 V up to 1 V is shifted by an op-amp to the analog input range of the THS10064 ( 1.5 V to 3.5 V ). The op-amp is configured as an inverting amplifier with a gain of -1 . The required dc voltage of 1.25 V at the noninverting input is derived from the $2.5-\mathrm{V}$ output reference REFOUT of the THS10064 by using a resistor divider. Therefore, the op-amp output voltage is centered at 2.5 V. The use of ratio matched, thin-film resistor networks minimizes gain and offset errors.


Figure 44. Level-Shift for DC-Coupled Input

## DIFFERENTIAL MODE OF OPERATION

For the differential mode of operation, a conversion from single-ended to differential is required. A conversion to differential signals can be achieved by using an RF-transformer, which provides a center tap. Best performance is achieved in differential mode.


Figure 45. Transformer Coupled Input

## DEFINITIONS OF SPECIFICATIONS AND TERMINOLOGY

## Integral Nonlinearity

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs $1 / 2$ LSB before the first code transition. The full-scale point is defined as a level $1 / 2$ LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two points.

## Differential Nonlinearity

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. A differential nonlinearity error of less than $\pm 1$ LSB ensures no missing codes.

## Zero Offset

The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the deviation of the actual transition from that point.

## Gain Error

The first code transition should occur at an analog value $1 / 2$ LSB above negative full scale. The last transition should occur at an analog value $11 / 2$ LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

## Signal-to-Noise Ratio + Distortion (SINAD)

SINAD is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

## Effective Number of Bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

$$
N=\frac{(\operatorname{SINAD}-1.76)}{6.02}
$$

it is possible to get a measure of performance expressed as N , the effective number of bits. Thus, the effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

## Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

Spurious Free Dynamic Range (SFDR)
SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.

## MECHANICAL DATA

DA (R-PDSO-G**)


| PIM | PINS | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 2}$ |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 9,80 | 11,10 | 11,10 | 12,60 |
| A MIN | 9,60 | 10,90 | 10,90 | 12,40 |

NOTES:A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:<br>Texas Instruments<br>Post Office Box 655303<br>Dallas, Texas 75265

